gokhankici / iodine
Iodine: Verifying Constant-Time Execution of Hardware
☆11Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for iodine
- ☆18Updated 9 years ago
- Code repository for Coppelia tool☆20Updated 4 years ago
- RTLCheck☆17Updated 6 years ago
- COATCheck☆12Updated 6 years ago
- Integer Multiplier Generator for Verilog☆17Updated last year
- Testing processors with Random Instruction Generation☆29Updated last month
- RISC-V BSV Specification☆17Updated 4 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆29Updated 2 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- ☆14Updated 4 months ago
- ☆11Updated 3 years ago
- Memory consistency model checking and test generation library.☆13Updated 8 years ago
- ☆16Updated 5 months ago
- ☆9Updated 9 years ago
- CHERI-RISC-V model written in Sail☆55Updated last week
- The HW-CBMC and EBMC Model Checkers for Verilog☆61Updated this week
- CoreIR Symbolic Analyzer☆61Updated 4 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- ☆14Updated 3 years ago
- Verilog AST☆19Updated 11 months ago
- The PE for the second generation CGRA (garnet).☆16Updated 2 months ago
- A Verilog Synthesis Regression Test☆34Updated 8 months ago
- A Modeling and Verification Platform for SoCs using ILAs☆75Updated 4 months ago
- A Hardware Pipeline Description Language☆40Updated last year
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- ☆10Updated 9 months ago
- PipeProof☆11Updated 4 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆10Updated 3 years ago