Iodine: Verifying Constant-Time Execution of Hardware
☆18Mar 29, 2021Updated 5 years ago
Alternatives and similar repositories for iodine
Users that are interested in iodine are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTLCheck☆26Oct 9, 2018Updated 8 years ago
- Code repository for Coppelia tool☆22Nov 12, 2020Updated 5 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆17Apr 12, 2023Updated 3 years ago
- ☆15Dec 6, 2023Updated 2 years ago
- ☆11Jul 1, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆11Nov 19, 2015Updated 10 years ago
- SoC for muntjac☆14Jun 18, 2025Updated last year
- NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems [USENIX Security '23]☆20Nov 17, 2022Updated 3 years ago
- MIRAGE (USENIX Security 2021)☆15Nov 8, 2023Updated 2 years ago
- Reads a state transition system and performs property checking☆94Sep 12, 2025Updated last year
- A prototype SMT-solver for the theory of bit-vectors and uninterpreted functions.☆10Dec 10, 2023Updated 2 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- bil verification tool☆12Jun 30, 2022Updated 4 years ago
- Experimental translation of llvm to smt.☆60Apr 8, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- My MEng thesis code - verifying a security property for an SoC with Rosette☆18Jun 9, 2021Updated 5 years ago
- ☆14Jun 22, 2017Updated 9 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- COATCheck☆13Nov 4, 2018Updated 7 years ago
- ☆21Aug 3, 2018Updated 8 years ago
- All the tools you need to reproduce the CellIFT paper experiments☆23Feb 11, 2025Updated last year
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆15May 7, 2022Updated 4 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 8 years ago
- Proof of Concept of exploit against Spectre Variant 2 Vulnerability☆24May 23, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Reload+Refresh PoC☆16Feb 26, 2020Updated 6 years ago
- ☆12Dec 29, 2022Updated 3 years ago
- compiling DSLs to high-level hardware instructions☆25Nov 8, 2022Updated 3 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆28Nov 3, 2020Updated 5 years ago
- Pono: A flexible and extensible SMT-based model checker☆134Oct 7, 2026Updated last week
- This repository is about transferring the secure data from one computer to another with the help of socket programming using client-serve…☆13Mar 31, 2022Updated 4 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 9 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 5 years ago
- A Tool for the Static Analysis of Cache Side Channels☆43Mar 5, 2017Updated 9 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Custom Coprocessor Interface for VexRiscv☆10Sep 19, 2018Updated 8 years ago
- A fork of Yosys that integrates the CellIFT pass☆14Sep 12, 2026Updated last month
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆70Oct 18, 2019Updated 7 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆22Feb 18, 2021Updated 5 years ago
- Chisel implementation of AES☆24Mar 27, 2020Updated 6 years ago
- ☆20Dec 29, 2014Updated 11 years ago