ucb-bar / constellationLinks
A Chisel RTL generator for network-on-chip interconnects
☆207Updated last week
Alternatives and similar repositories for constellation
Users that are interested in constellation are comparing it to the libraries listed below
Sorting:
- A Fast, Low-Overhead On-chip Network☆221Updated last month
- A dynamic verification library for Chisel.☆155Updated 9 months ago
- An AXI4 crossbar implementation in SystemVerilog☆170Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Vector processor for RISC-V vector ISA☆126Updated 4 years ago
- Network on Chip Implementation written in SytemVerilog☆189Updated 3 years ago
- ☆184Updated 2 months ago
- Verilog Configurable Cache☆181Updated 8 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆174Updated 9 months ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆300Updated 3 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆206Updated 2 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆136Updated 2 months ago
- Pure digital components of a UCIe controller☆67Updated last month
- GPGPU supporting RISCV-V, developed with verilog HDL☆108Updated 6 months ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- ☆337Updated 11 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆259Updated last month
- Wrapper for Rocket-Chip on FPGAs☆136Updated 2 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆157Updated 2 years ago
- Chisel examples and code snippets☆257Updated 3 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆182Updated 5 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Updated last year
- Comment on the rocket-chip source code☆180Updated 6 years ago
- Vector Acceleration IP core for RISC-V*☆183Updated 3 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆211Updated 3 weeks ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- Modeling Architectural Platform☆202Updated last week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆279Updated 4 months ago