A Chisel RTL generator for network-on-chip interconnects
☆226Nov 7, 2025Updated 3 months ago
Alternatives and similar repositories for constellation
Users that are interested in constellation are comparing it to the libraries listed below
Sorting:
- An RTL generator for a last-level shared inclusive TileLink cache controller☆24Jan 17, 2025Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- ☆17Mar 17, 2022Updated 3 years ago
- Network on Chip Implementation written in SytemVerilog☆197Aug 27, 2022Updated 3 years ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆189Nov 18, 2024Updated last year
- OpenSoC Fabric - A Network-On-Chip Generator☆176Jun 18, 2020Updated 5 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Open-source high-performance non-blocking cache☆94Feb 13, 2026Updated 2 weeks ago
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- ☆367Sep 12, 2025Updated 5 months ago
- ☆87Jan 30, 2026Updated last month
- Berkeley's Spatial Array Generator☆1,225Updated this week
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- A Scala library for Context-Dependent Environments☆51Apr 25, 2024Updated last year
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆871Jan 31, 2026Updated last month
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- ☆221Jun 25, 2025Updated 8 months ago
- Network on Chip Simulator☆305Oct 26, 2025Updated 4 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- A Fast, Low-Overhead On-chip Network☆269Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆490Nov 27, 2025Updated 3 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- ☆19May 1, 2023Updated 2 years ago
- Open source high performance IEEE-754 floating unit☆90Feb 26, 2024Updated 2 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated last week
- BookSim 2.0☆404Jun 24, 2024Updated last year
- ☆13Feb 13, 2021Updated 5 years ago
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 11 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated 2 months ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- Public release☆58Sep 3, 2019Updated 6 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago