ucb-bar / constellation
A Chisel RTL generator for network-on-chip interconnects
☆189Updated 2 weeks ago
Alternatives and similar repositories for constellation:
Users that are interested in constellation are comparing it to the libraries listed below
- Network on Chip Implementation written in SytemVerilog☆171Updated 2 years ago
- A dynamic verification library for Chisel.☆147Updated 4 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆163Updated 4 months ago
- ☆131Updated last month
- An AXI4 crossbar implementation in SystemVerilog☆138Updated last month
- A Fast, Low-Overhead On-chip Network☆184Updated this week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 7 months ago
- Vector Acceleration IP core for RISC-V*☆172Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆150Updated last year
- Verilog Configurable Cache☆174Updated 3 months ago
- Vector processor for RISC-V vector ISA☆116Updated 4 years ago
- Pure digital components of a UCIe controller☆57Updated last week
- Wrapper for Rocket-Chip on FPGAs☆129Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆234Updated 10 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆140Updated this week
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆124Updated 7 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆191Updated 2 weeks ago
- Chisel components for FPGA projects☆122Updated last year
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆186Updated 4 years ago
- Modeling Architectural Platform☆180Updated 2 weeks ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆265Updated 4 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆166Updated 5 years ago
- Chisel examples and code snippets☆248Updated 2 years ago
- ☆88Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆94Updated 4 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆88Updated last year
- ☆310Updated 6 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆133Updated 6 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆121Updated this week