A Chisel RTL generator for network-on-chip interconnects
☆237Nov 7, 2025Updated 11 months ago
Alternatives and similar repositories for constellation
Users that are interested in constellation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Network on Chip Implementation written in SytemVerilog☆213Aug 27, 2022Updated 4 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- Open-source high-performance non-blocking cache☆101Jun 17, 2026Updated 3 months ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆25Aug 8, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- OpenSoC Fabric - A Network-On-Chip Generator☆179Jun 18, 2020Updated 6 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆200Nov 18, 2024Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- ☆92Updated this week
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆250Apr 29, 2024Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆73Sep 17, 2026Updated 3 weeks ago
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆254Jun 25, 2025Updated last year
- Open source high performance IEEE-754 floating unit☆100Feb 26, 2024Updated 2 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- A Scala library for Context-Dependent Environments☆50Apr 25, 2024Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- ☆20May 1, 2023Updated 3 years ago
- Berkeley's Spatial Array Generator☆1,503Updated this week
- ☆392Aug 19, 2026Updated last month
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Mar 2, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,418Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆956Updated this week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆41Feb 6, 2024Updated 2 years ago
- Network on Chip Simulator☆338Jun 9, 2026Updated 4 months ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- A Fast, Low-Overhead On-chip Network☆358Updated this week
- BookSim 2.0☆473Jun 24, 2024Updated 2 years ago
- The OpenPiton Platform☆833Feb 25, 2026Updated 7 months ago
- ☆28Dec 4, 2025Updated 10 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- (System)Verilog to Chisel translator☆123May 20, 2022Updated 4 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆552Updated this week
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆240Dec 22, 2025Updated 9 months ago
- A template for developing custom FIRRTL transforms☆10Jan 30, 2020Updated 6 years ago
- Chisel RISC-V Vector 1.0 Implementation☆158Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆620Aug 9, 2024Updated 2 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 20, 2026Updated 3 weeks ago