A Chisel RTL generator for network-on-chip interconnects
☆230Nov 7, 2025Updated 5 months ago
Alternatives and similar repositories for constellation
Users that are interested in constellation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Network on Chip Implementation written in SytemVerilog☆203Aug 27, 2022Updated 3 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- Open-source high-performance non-blocking cache☆95Apr 16, 2026Updated 2 weeks ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆25Jan 17, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- OpenSoC Fabric - A Network-On-Chip Generator☆178Jun 18, 2020Updated 5 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆191Nov 18, 2024Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- A dynamic verification library for Chisel.☆161Nov 9, 2024Updated last year
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆247Apr 29, 2024Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆72Nov 7, 2024Updated last year
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 11 years ago
- ☆229Jun 25, 2025Updated 10 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,234Updated this week
- A Scala library for Context-Dependent Environments☆51Apr 25, 2024Updated 2 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- ☆25Dec 4, 2025Updated 4 months ago
- Berkeley's Spatial Array Generator☆1,294Mar 29, 2026Updated last month
- ☆19May 1, 2023Updated 3 years ago
- ☆372Sep 12, 2025Updated 7 months ago
- ☆90Apr 21, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆895Updated this week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- Network on Chip Simulator☆313Apr 23, 2026Updated last week
- high-performance RTL simulator☆191Jun 19, 2024Updated last year
- BookSim 2.0☆420Jun 24, 2024Updated last year
- Open source high performance IEEE-754 floating unit☆94Feb 26, 2024Updated 2 years ago
- (System)Verilog to Chisel translator☆120May 20, 2022Updated 3 years ago
- A Fast, Low-Overhead On-chip Network☆288Updated this week
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆238Dec 22, 2025Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆511Apr 24, 2026Updated last week
- A template for developing custom FIRRTL transforms☆10Jan 30, 2020Updated 6 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆607Aug 9, 2024Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆289Mar 30, 2026Updated last month
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆64Dec 15, 2025Updated 4 months ago
- Public release☆58Sep 3, 2019Updated 6 years ago