A Chisel RTL generator for network-on-chip interconnects
☆233Nov 7, 2025Updated 8 months ago
Alternatives and similar repositories for constellation
Users that are interested in constellation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Network on Chip Implementation written in SytemVerilog☆209Aug 27, 2022Updated 3 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- Open-source high-performance non-blocking cache☆99Jun 17, 2026Updated last month
- An RTL generator for a last-level shared inclusive TileLink cache controller☆25Jan 17, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- OpenSoC Fabric - A Network-On-Chip Generator☆178Jun 18, 2020Updated 6 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆193Nov 18, 2024Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- ☆92Jul 15, 2026Updated last week
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆74Nov 7, 2024Updated last year
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 12 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆242Jun 25, 2025Updated last year
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- A Scala library for Context-Dependent Environments☆50Apr 25, 2024Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- ☆19May 1, 2023Updated 3 years ago
- Berkeley's Spatial Array Generator☆1,402Jun 30, 2026Updated 3 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,338Updated this week
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆71Mar 2, 2023Updated 3 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆931Jul 8, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Feb 6, 2024Updated 2 years ago
- Network on Chip Simulator☆329Jun 9, 2026Updated last month
- ☆386Jun 14, 2026Updated last month
- high-performance RTL simulator☆194Updated this week
- A Fast, Low-Overhead On-chip Network☆319Updated this week
- BookSim 2.0☆445Jun 24, 2024Updated 2 years ago
- Open source high performance IEEE-754 floating unit☆99Feb 26, 2024Updated 2 years ago
- The OpenPiton Platform☆802Feb 25, 2026Updated 4 months ago
- ☆27Dec 4, 2025Updated 7 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- (System)Verilog to Chisel translator☆121May 20, 2022Updated 4 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆531Jun 8, 2026Updated last month
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆237Dec 22, 2025Updated 6 months ago
- A template for developing custom FIRRTL transforms☆10Jan 30, 2020Updated 6 years ago
- Chisel RISC-V Vector 1.0 Implementation☆153Jul 14, 2026Updated last week
- Simple RISC-V 3-stage Pipeline in Chisel☆617Aug 9, 2024Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆300Jun 16, 2026Updated last month