ucb-bar / constellationLinks
A Chisel RTL generator for network-on-chip interconnects
☆221Updated 2 weeks ago
Alternatives and similar repositories for constellation
Users that are interested in constellation are comparing it to the libraries listed below
Sorting:
- A Fast, Low-Overhead On-chip Network☆239Updated last week
- An AXI4 crossbar implementation in SystemVerilog☆180Updated 2 months ago
- A dynamic verification library for Chisel.☆158Updated last year
- Vector processor for RISC-V vector ISA☆130Updated 5 years ago
- Network on Chip Implementation written in SytemVerilog☆194Updated 3 years ago
- ☆206Updated 4 months ago
- Verilog Configurable Cache☆186Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- An open-source UCIe controller implementation☆76Updated this week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆181Updated last year
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆135Updated 7 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆143Updated this week
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆318Updated 2 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆215Updated 5 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆274Updated last week
- Vector Acceleration IP core for RISC-V*☆188Updated 6 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆232Updated last year
- Modeling Architectural Platform☆212Updated last week
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆107Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆93Updated 2 weeks ago
- Network on Chip Simulator☆292Updated 3 weeks ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆107Updated 5 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆191Updated 5 years ago
- Comment on the rocket-chip source code☆179Updated 7 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆187Updated last month
- ☆355Updated 2 months ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆122Updated 8 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Wrapper for Rocket-Chip on FPGAs☆138Updated 3 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆204Updated 5 years ago