A Chisel RTL generator for network-on-chip interconnects
☆239Nov 7, 2025Updated 11 months ago
Alternatives and similar repositories for constellation
Users that are interested in constellation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenSoC Fabric - A Network-On-Chip Generator☆179Jun 18, 2020Updated 6 years ago
- Network on Chip Implementation written in SytemVerilog☆215Aug 27, 2022Updated 4 years ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆27Aug 8, 2026Updated 2 months ago
- Open-source high-performance non-blocking cache☆102Jun 17, 2026Updated 4 months ago
- ☆256Jun 25, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆17Mar 17, 2022Updated 4 years ago
- ☆92Oct 20, 2026Updated last week
- Wavious Wlink☆12Oct 28, 2021Updated 5 years ago
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 12 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆69Aug 28, 2026Updated 2 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆201Nov 18, 2024Updated last year
- Open source high performance IEEE-754 floating unit☆100Feb 26, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Fast, Low-Overhead On-chip Network☆369Updated this week
- ☆394Aug 19, 2026Updated 2 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆251Apr 29, 2024Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆73Sep 17, 2026Updated last month
- Network on Chip Simulator☆340Jun 9, 2026Updated 4 months ago
- ☆20May 1, 2023Updated 3 years ago
- Berkeley's Spatial Array Generator☆1,540Updated this week
- A Scala library for Context-Dependent Environments☆50Apr 25, 2024Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆970Updated this week
- BookSim 2.0☆484Jun 24, 2024Updated 2 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,442Updated this week
- The OpenPiton Platform☆837Updated this week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆41Feb 6, 2024Updated 2 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆241Dec 22, 2025Updated 10 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆329Aug 7, 2026Updated 2 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 20, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Public release☆60Sep 3, 2019Updated 7 years ago
- ☆28Dec 4, 2025Updated 10 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆620Aug 9, 2024Updated 2 years ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Mar 2, 2023Updated 3 years ago
- chisel tutorial exercises and answers☆758Jan 6, 2022Updated 4 years ago