ucb-bar / compress-acc
☆12Updated 2 weeks ago
Alternatives and similar repositories for compress-acc:
Users that are interested in compress-acc are comparing it to the libraries listed below
- ☆35Updated 3 years ago
- ☆32Updated 2 weeks ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- SystemC training aimed at TLM.☆27Updated 4 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- ☆26Updated 5 years ago
- ☆55Updated last week
- ☆20Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆24Updated this week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆33Updated last month
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated this week
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆31Updated 3 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆42Updated 6 years ago
- A scalable Eyeriss model in SystemC.☆27Updated 2 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆53Updated 3 weeks ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆36Updated 6 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- Ratatoskr NoC Simulator☆24Updated 3 years ago