☆14Aug 31, 2025Updated 10 months ago
Alternatives and similar repositories for compress-acc
Users that are interested in compress-acc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Dec 9, 2025Updated 7 months ago
- ☆18Mar 11, 2026Updated 4 months ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- Example code for an MMIO plugin for Spike, the RISC-V ISA simulator.☆12Aug 29, 2019Updated 6 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 6 months ago
- ☆15Jun 22, 2022Updated 4 years ago
- ☆12May 20, 2021Updated 5 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 7 months ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 4 years ago
- ☆18Jul 20, 2022Updated 4 years ago
- ☆37Mar 20, 2025Updated last year
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆15Aug 30, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆18Mar 17, 2023Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆75Feb 19, 2020Updated 6 years ago
- Text clustering algorithm, implemented in .NET☆22Jun 22, 2023Updated 3 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆24Jun 27, 2023Updated 3 years ago
- A programming language for writing constraint-based integrated circuit layout generators☆17Jun 17, 2026Updated last month
- 小猴偷米微信小程序☆12Mar 21, 2019Updated 7 years ago
- Chisel RISC-V Vector 1.0 Implementation☆153Jul 14, 2026Updated last week
- Multi-Dataflow Composer (MDC) design suite☆11Feb 13, 2026Updated 5 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆58Jan 20, 2026Updated 6 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- for EE1520 NCKU☆14May 1, 2025Updated last year
- ☆25Aug 7, 2023Updated 2 years ago
- ☆24May 6, 2023Updated 3 years ago
- python speech signal processing library☆17Dec 22, 2019Updated 6 years ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 9 years ago
- Weight Agnostic Neural Networks (in Python)☆18Jun 17, 2019Updated 7 years ago
- The NandBug Software☆13May 23, 2020Updated 6 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆19Jul 25, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- herald web service by python.☆13Mar 15, 2018Updated 8 years ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Apr 28, 2026Updated 2 months ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- FPGA implementation of deflate (de)compress RFC 1950/1951☆64May 2, 2019Updated 7 years ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆76Updated this week
- ☆22Jun 4, 2023Updated 3 years ago
- Craft your EDA toolchain with GRH IR☆19Updated this week