RISC-V Zve32x Vector Coprocessor
☆217Jan 22, 2026Updated 3 months ago
Alternatives and similar repositories for vicuna
Users that are interested in vicuna are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆522May 6, 2026Updated 2 weeks ago
- Vector processor for RISC-V vector ISA☆139Oct 19, 2020Updated 5 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆98Oct 6, 2025Updated 7 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆86Apr 1, 2026Updated last month
- matrix-coprocessor for RISC-V☆32Feb 27, 2026Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,231Apr 17, 2026Updated last month
- Chisel RISC-V Vector 1.0 Implementation☆146Apr 23, 2026Updated 3 weeks ago
- A matrix extension proposal for AI applications under RISC-V architecture☆181Apr 1, 2026Updated last month
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆247Jan 14, 2026Updated 4 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆603May 7, 2026Updated 2 weeks ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆15Nov 12, 2025Updated 6 months ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆92Mar 26, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆155Updated this week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆63Dec 19, 2021Updated 4 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆19Apr 8, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,875May 7, 2026Updated 2 weeks ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆531May 10, 2026Updated last week
- A simple superscalar out-of-order RISC-V microprocessor☆248Feb 24, 2025Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆186Apr 4, 2026Updated last month
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆18Jan 21, 2026Updated 4 months ago
- ☆94Oct 18, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VeeR EL2 Core☆338May 13, 2026Updated last week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- 64-bit multicore Linux-capable RISC-V processor☆111Apr 28, 2025Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆412May 12, 2026Updated last week
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- Simple 3-stage pipeline RISC-V processor☆148Feb 24, 2026Updated 2 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆269Nov 6, 2024Updated last year
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆268Updated this week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆32Jan 29, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21May 12, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆803Apr 24, 2026Updated 3 weeks ago
- ☆104Mar 5, 2026Updated 2 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,939May 13, 2026Updated last week
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago