Alternatives and similar repositories for vicuna

Users that are interested in vicuna are comparing it to the libraries listed below

• ic-lab-duth / RISC-V-Vector
  Vector processor for RISC-V vector ISA
  ☆130Updated 5 years ago
• pulp-platform / FlooNoC
  A Fast, Low-Overhead On-chip Network
  ☆247Updated last week
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆186Updated this week
• x-heep / x-heep
  eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V
  ☆228Updated this week
• ucb-bar / constellation
  A Chisel RTL generator for network-on-chip interconnects
  ☆223Updated last month
• pulp-platform / iDMA
  A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)
  ☆189Updated 2 months ago
• aignacio / ravenoc
  RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
  ☆182Updated last year
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆126Updated 2 weeks ago
• taichi-ishitani / tnoc
  Network on Chip Implementation written in SytemVerilog
  ☆195Updated 3 years ago
• dpretet / axi-crossbar
  An AXI4 crossbar implementation in SystemVerilog
  ☆193Updated 3 months ago
• chipsalliance / VeeR-ISS
  ☆150Updated 2 years ago
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆305Updated 3 weeks ago
• pulp-platform / spatz
  Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
  ☆126Updated this week
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆276Updated 2 months ago
• intel / fpga-npu
  ☆229Updated last year
• pulp-platform / register_interface
  Generic Register Interface (contains various adapters)
  ☆133Updated 2 weeks ago
• pulp-platform / hero
  Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…
  ☆113Updated 2 years ago
• XUANTIE-RV / riscv-matrix-extension-spec
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆155Updated 9 months ago
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆310Updated 9 months ago
• pulp-platform / pulp-riscv-gnu-toolchain
  ☆97Updated 3 months ago
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆159Updated last year
• agra-uni-bremen / riscv-vp
  RISC-V Virtual Prototype
  ☆181Updated 11 months ago
• lowRISC / ariane
  Ariane is a 6-stage RISC-V CPU
  ☆150Updated 6 years ago
• ucb-bar / uciedigital
  An open-source UCIe controller implementation
  ☆77Updated this week
• SpinalHDL / NaxRiscv
  ☆300Updated 3 weeks ago
• openhwgroup / core-v-mcu
  This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
  ☆192Updated this week
• riscv-ovpsim / imperas-riscv-tests
  ☆190Updated last year
• IObundle / iob-soc
  RISC-V System on Chip Template
  ☆159Updated 3 months ago
• openhwgroup / core-v-xif
  RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
  ☆77Updated last year
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆302Updated 2 years ago