vproc / vicunaLinks
RISC-V Zve32x Vector Coprocessor
☆194Updated 2 years ago
Alternatives and similar repositories for vicuna
Users that are interested in vicuna are comparing it to the libraries listed below
Sorting:
- Vector processor for RISC-V vector ISA☆130Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆247Updated last week
- Verilog Configurable Cache☆186Updated this week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆228Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆223Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆189Updated 2 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆182Updated last year
- RISC-V Verification Interface☆126Updated 2 weeks ago
- Network on Chip Implementation written in SytemVerilog☆195Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆193Updated 3 months ago
- ☆150Updated 2 years ago
- VeeR EL2 Core☆305Updated 3 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆126Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆276Updated 2 months ago
- ☆229Updated last year
- Generic Register Interface (contains various adapters)☆133Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆155Updated 9 months ago
- CORE-V Family of RISC-V Cores☆310Updated 9 months ago
- ☆97Updated 3 months ago
- A dynamic verification library for Chisel.☆159Updated last year
- RISC-V Virtual Prototype☆181Updated 11 months ago
- Ariane is a 6-stage RISC-V CPU☆150Updated 6 years ago
- An open-source UCIe controller implementation☆77Updated this week
- ☆300Updated 3 weeks ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆192Updated this week
- ☆190Updated last year
- RISC-V System on Chip Template☆159Updated 3 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆77Updated last year
- Instruction Set Generator initially contributed by Futurewei☆302Updated 2 years ago