RISC-V Zve32x Vector Coprocessor
☆207Jan 22, 2026Updated last month
Alternatives and similar repositories for vicuna
Users that are interested in vicuna are comparing it to the libraries listed below
Sorting:
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆490Nov 27, 2025Updated 3 months ago
- Vector processor for RISC-V vector ISA☆137Oct 19, 2020Updated 5 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆80May 22, 2024Updated last year
- matrix-coprocessor for RISC-V☆30Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆133Updated this week
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆94Oct 6, 2025Updated 4 months ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,187May 26, 2025Updated 9 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184May 8, 2025Updated 9 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Dec 19, 2021Updated 4 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆89Mar 26, 2023Updated 2 years ago
- Simple 3-stage pipeline RISC-V processor☆146Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆162Feb 11, 2025Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆404Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆320Updated this week
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- ☆90Oct 18, 2023Updated 2 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆488Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆234Jan 14, 2026Updated last month
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- RiVEC Bencmark Suite☆127Nov 27, 2024Updated last year
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated last week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Dec 24, 2025Updated 2 months ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆33Updated this week
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- A simple superscalar out-of-order RISC-V microprocessor☆239Feb 24, 2025Updated last year
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Feb 17, 2026Updated last week
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆49Jan 14, 2026Updated last month
- ☆93Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆138Updated this week
- VeeR EL2 Core☆318Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated last week
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 4 years ago
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 2 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆196Updated this week