A fork of Xiangshan for AI
☆37Mar 16, 2026Updated last week
Alternatives and similar repositories for XSAI
Users that are interested in XSAI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month
- ☆67Mar 3, 2026Updated 3 weeks ago
- The Unified TileLink Memory Subsystem Tester for XiangShan☆12Mar 6, 2026Updated 2 weeks ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated last month
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 3 months ago
- UCAS SEP扩展脚本 - 课程评估辅助 etc.☆12Apr 3, 2025Updated 11 months ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- eyeriss-chisel3☆41May 2, 2022Updated 3 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 10 months ago
- ☆16Jan 18, 2025Updated last year
- A framework for building hardware verification platform using software method☆33Dec 24, 2025Updated 3 months ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Mar 15, 2026Updated last week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆202Oct 14, 2024Updated last year
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 6 months ago
- Chisel RISC-V Vector 1.0 Implementation☆138Updated this week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆50Jan 20, 2026Updated 2 months ago
- 一份面向UCAS本科计算机科学与技术专业同学的基础指南☆31Feb 1, 2023Updated 3 years ago
- edge/mobile transformer based Vision DNN inference benchmark☆16Aug 29, 2025Updated 6 months ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 11 months ago
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 3 years ago
- Converting Markdown to Reveal.js Sildes☆12Jan 6, 2026Updated 2 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆50Jan 2, 2025Updated last year
- A small Neural Network Processor for Edge devices.☆18Nov 22, 2022Updated 3 years ago
- Expanding linear RNN state-transition matrix eigenvalues to include negatives improves state-tracking tasks and language modeling without…☆21Mar 15, 2025Updated last year
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- 关于移植模型至gemmini的文档☆33May 4, 2022Updated 3 years ago
- Example SystemVerilog UVM Environment☆10Jun 23, 2015Updated 10 years ago
- ☆21Mar 11, 2026Updated last week
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43May 5, 2023Updated 2 years ago
- A tool to parse the obsidian syntax to vuepress☆11Aug 15, 2023Updated 2 years ago
- nscscc2018☆27Oct 11, 2018Updated 7 years ago
- Hardware accelerator for convolutional neural networks☆67Aug 9, 2022Updated 3 years ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆630Aug 13, 2024Updated last year
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆27Nov 1, 2025Updated 4 months ago