qleenju / PDPU
PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications
☆40Updated 2 years ago
Alternatives and similar repositories for PDPU:
Users that are interested in PDPU are comparing it to the libraries listed below
- PACoGen: Posit Arithmetic Core Generator☆69Updated 5 years ago
- ☆61Updated last week
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆11Updated 6 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆41Updated 7 months ago
- ☆42Updated 2 weeks ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last month
- The Verilog source code for DRUM approximate multiplier.☆30Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated last year
- ☆59Updated last week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 4 months ago
- SRAM☆22Updated 4 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆76Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆45Updated 6 months ago
- ☆27Updated 5 years ago
- Xilinx AXI VIP example of use☆38Updated 4 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆36Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆58Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- CNN accelerator☆27Updated 7 years ago
- ☆46Updated 6 years ago
- Ratatoskr NoC Simulator☆25Updated 4 years ago