qleenju / PDPULinks
PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications
☆41Updated 2 years ago
Alternatives and similar repositories for PDPU
Users that are interested in PDPU are comparing it to the libraries listed below
Sorting:
- ☆65Updated last week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- PACoGen: Posit Arithmetic Core Generator☆72Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆62Updated 7 months ago
- ☆47Updated 2 months ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆60Updated 6 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆81Updated last month
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- A DSL for Systolic Arrays☆79Updated 6 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆11Updated 7 months ago
- ☆50Updated 6 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆84Updated this week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 2 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated this week
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 9 months ago
- ☆19Updated 7 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆59Updated 4 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago