qleenju / PDPULinks
PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications
☆41Updated 2 years ago
Alternatives and similar repositories for PDPU
Users that are interested in PDPU are comparing it to the libraries listed below
Sorting:
- ☆71Updated this week
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- SRAM☆22Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 7 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- sram/rram/mram.. compiler☆37Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 10 months ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆90Updated 7 months ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆63Updated 6 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆42Updated 2 months ago
- Project repo for the POSH on-chip network generator☆49Updated 4 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 months ago
- ☆47Updated 3 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆87Updated 2 months ago
- A configurable SRAM generator☆53Updated 3 weeks ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- PACoGen: Posit Arithmetic Core Generator☆74Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆64Updated last year
- Open source process design kit for 28nm open process☆60Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆60Updated 3 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆87Updated last year
- Next generation CGRA generator☆112Updated this week