qleenju / PDPULinks
PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications
☆41Updated 2 years ago
Alternatives and similar repositories for PDPU
Users that are interested in PDPU are comparing it to the libraries listed below
Sorting:
- ☆68Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 weeks ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- ☆47Updated 2 months ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- PACoGen: Posit Arithmetic Core Generator☆73Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆112Updated last year
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- SRAM☆22Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆90Updated 6 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆85Updated last month
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated last week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 9 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Next generation CGRA generator☆112Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆62Updated 5 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆65Updated 2 months ago
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- RISC-V Nox core☆65Updated 3 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 9 months ago
- General Purpose AXI Direct Memory Access☆53Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago