qleenju / PDPULinks
PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications
☆43Updated 2 years ago
Alternatives and similar repositories for PDPU
Users that are interested in PDPU are comparing it to the libraries listed below
Sorting:
- ☆80Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 9 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆61Updated last year
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- SRAM☆22Updated 5 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- ☆53Updated 6 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated last year
- Open source RTL simulation acceleration on commodity hardware☆30Updated 2 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆29Updated 7 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆43Updated last week
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 4 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- ☆56Updated 6 years ago
- Public release☆56Updated 6 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆95Updated this week
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- CNN accelerator☆27Updated 8 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago