qleenju / PDPU
PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications
☆35Updated last year
Related projects ⓘ
Alternatives and complementary repositories for PDPU
- PACoGen: Posit Arithmetic Core Generator☆64Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆57Updated 3 weeks ago
- ☆15Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆55Updated this week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆41Updated 2 weeks ago
- RISC-V Nox core☆61Updated 3 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆78Updated 3 months ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆83Updated 5 years ago
- 👾 Design ∪ Hardware☆72Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆28Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆134Updated 2 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆58Updated 2 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆58Updated last week
- A configurable SRAM generator☆40Updated this week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆140Updated last year
- Basic floating-point components for RISC-V processors☆62Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆46Updated 4 years ago
- Open source process design kit for 28nm open process☆42Updated 6 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆47Updated 4 months ago
- ☆73Updated last year
- Floating point modules for CHISEL☆28Updated 10 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated this week
- ☆36Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆73Updated 7 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago