PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications
☆44May 5, 2023Updated 2 years ago
Alternatives and similar repositories for PDPU
Users that are interested in PDPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Deep Learning Framework for the Posit Number System☆31Aug 5, 2024Updated last year
- Open-Source Posit RISC-V Core with Quire Capability☆69Jan 31, 2025Updated last year
- PACoGen: Posit Arithmetic Core Generator☆80Aug 16, 2019Updated 6 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆70Jun 24, 2019Updated 6 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated last month
- Posit Arithmetic Cores generated with FloPoCo☆29Jun 25, 2024Updated last year
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 6 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆14Nov 12, 2025Updated 5 months ago
- PositNN - Framework for training and inference with neural nets usings posits☆20Jan 22, 2022Updated 4 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆45Apr 2, 2025Updated last year
- Model LLM inference on single-core dataflow accelerators☆18Dec 16, 2025Updated 4 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- C library for the emulation of reduced-precision floating point types☆55Apr 2, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆23Apr 25, 2025Updated 11 months ago
- ☆10Nov 2, 2023Updated 2 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆50Apr 3, 2026Updated last week
- ☆12Sep 18, 2024Updated last year
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Jan 3, 2022Updated 4 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆32Mar 13, 2025Updated last year
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆14Jan 15, 2024Updated 2 years ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆591Apr 7, 2026Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆143Updated this week
- ☆11Jul 12, 2023Updated 2 years ago
- ☆22May 13, 2025Updated 11 months ago
- ☆23Feb 15, 2023Updated 3 years ago
- ☆17Nov 11, 2024Updated last year
- An exploration of log domain "alternative floating point" for hardware ML/AI accelerators.☆400Mar 11, 2023Updated 3 years ago
- ☆17Sep 9, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SpinalHDL Hardware Math Library☆99Jul 12, 2024Updated last year
- ☆10Jun 28, 2019Updated 6 years ago
- ☆19Mar 21, 2023Updated 3 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- A fork of Xiangshan for AI☆40Apr 8, 2026Updated last week