qleenju / PDPU
PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications
☆38Updated last year
Alternatives and similar repositories for PDPU:
Users that are interested in PDPU are comparing it to the libraries listed below
- For contributions of Chisel IP to the chisel community.☆61Updated 5 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 11 months ago
- PACoGen: Posit Arithmetic Core Generator☆69Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 5 years ago
- ☆55Updated this week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 3 months ago
- Xilinx AXI VIP example of use☆37Updated 3 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆32Updated last month
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆57Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆30Updated last year
- ☆55Updated 2 years ago
- ☆40Updated 4 months ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 2 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆122Updated 2 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- CNN accelerator☆28Updated 7 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 7 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆61Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆50Updated 2 months ago
- ☆15Updated 4 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆87Updated 5 years ago