qleenju / PDPUView external linksLinks
PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications
☆43May 5, 2023Updated 2 years ago
Alternatives and similar repositories for PDPU
Users that are interested in PDPU are comparing it to the libraries listed below
Sorting:
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- PACoGen: Posit Arithmetic Core Generator☆76Aug 16, 2019Updated 6 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 9 months ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- A Deep Learning Framework for the Posit Number System☆31Aug 5, 2024Updated last year
- Open-Source Posit RISC-V Core with Quire Capability☆69Jan 31, 2025Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- ☆10Nov 2, 2023Updated 2 years ago
- Universal number Posit HDL Arithmetic Architecture generator☆69Jun 24, 2019Updated 6 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Jan 3, 2022Updated 4 years ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 8 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated this week
- PositNN - Framework for training and inference with neural nets usings posits☆20Jan 22, 2022Updated 4 years ago
- A fork of Xiangshan for AI☆36Feb 6, 2026Updated last week
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆45Apr 2, 2025Updated 10 months ago
- Posit Arithmetic Cores generated with FloPoCo☆28Jun 25, 2024Updated last year
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Jan 2, 2025Updated last year
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆13Nov 12, 2025Updated 3 months ago
- ☆15Nov 11, 2024Updated last year
- ☆13May 8, 2025Updated 9 months ago
- ☆10Jun 28, 2019Updated 6 years ago
- ☆12Sep 18, 2024Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Feb 3, 2026Updated last week
- Hardware accelerator for convolutional neural networks☆65Aug 9, 2022Updated 3 years ago
- C library for the emulation of reduced-precision floating point types☆55Apr 2, 2023Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆133Oct 4, 2025Updated 4 months ago
- ☆12Feb 6, 2026Updated last week
- ☆16Jan 18, 2025Updated last year
- ☆10Oct 8, 2021Updated 4 years ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- Model LLM inference on single-core dataflow accelerators☆18Dec 16, 2025Updated last month
- ☆15Dec 17, 2025Updated last month
- ☆11Jul 12, 2023Updated 2 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆24Updated this week
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 5 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆14Jan 15, 2024Updated 2 years ago