qleenju / PDPULinks
PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications
☆43Updated 2 years ago
Alternatives and similar repositories for PDPU
Users that are interested in PDPU are comparing it to the libraries listed below
Sorting:
- ☆90Updated 3 weeks ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- Floating point modules for CHISEL☆32Updated 11 years ago
- The Verilog source code for DRUM approximate multiplier.☆32Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 6 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆77Updated last month
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 7 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- sram/rram/mram.. compiler☆43Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- high-performance RTL simulator☆185Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last week
- Xilinx AXI VIP example of use☆43Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- SRAM☆22Updated 5 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆102Updated last week
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated last year
- Next generation CGRA generator☆118Updated this week
- Open source RTL simulation acceleration on commodity hardware☆33Updated 2 years ago
- ☆61Updated 8 months ago
- CNN accelerator☆28Updated 8 years ago