Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.
☆39Jan 19, 2026Updated 2 months ago
Alternatives and similar repositories for hammer
Users that are interested in hammer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated 2 months ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 9 years ago
- RISC-V Verification Interface☆145Mar 6, 2026Updated 2 weeks ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- TEMPORARY FORK of the riscv-compliance repository☆32Mar 31, 2021Updated 4 years ago
- ☆665Updated this week
- A libgloss replacement for RISC-V that supports HTIF☆44May 3, 2024Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 3 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month
- Chisel RISC-V Vector 1.0 Implementation☆138Mar 18, 2026Updated last week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆50Jan 20, 2026Updated 2 months ago
- ☆20Mar 10, 2026Updated 2 weeks ago
- Manage kernelspecs from within JupyterLab☆18Dec 15, 2025Updated 3 months ago
- SoC for muntjac☆13Jun 18, 2025Updated 9 months ago
- ☆309Jan 23, 2026Updated 2 months ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated last month
- A Formal Verification Framework for Chisel☆19Apr 9, 2024Updated last year
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 10 months ago
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆16Sep 1, 2023Updated 2 years ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Oct 22, 2025Updated 5 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆110Sep 18, 2021Updated 4 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- A collection of (public) notes on assorted topics☆79Aug 22, 2025Updated 7 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated 11 months ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- ☆20Feb 27, 2026Updated 3 weeks ago
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 4 months ago
- Scratchpad repository for the 100-day FPGA challenge☆14Jul 11, 2019Updated 6 years ago
- A simple DDR3 memory controller☆61Jan 9, 2023Updated 3 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated 2 years ago
- Documentation for RISC-V Spike☆104Oct 18, 2018Updated 7 years ago
- ☆97Mar 5, 2026Updated 2 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆139Mar 18, 2026Updated last week
- Self checking RISC-V directed tests☆118Jun 3, 2025Updated 9 months ago
- Contains reference architecture scripts for running the OpenPiton regression using auto-scaling SLURM cluster.☆25Feb 25, 2026Updated 3 weeks ago
- ☆27Aug 2, 2021Updated 4 years ago
- ☆18Oct 6, 2025Updated 5 months ago