rivosinc / hammerLinks
Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.
☆38Updated 2 months ago
Alternatives and similar repositories for hammer
Users that are interested in hammer are comparing it to the libraries listed below
Sorting:
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 11 months ago
- Simple runtime for Pulp platforms☆49Updated 3 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- RISC-V Nox core☆68Updated 3 months ago
- ☆80Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- 64-bit multicore Linux-capable RISC-V processor☆97Updated 5 months ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Chisel RISC-V Vector 1.0 Implementation☆114Updated 2 weeks ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆104Updated last month
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆112Updated 3 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- RISC-V Verification Interface☆107Updated 3 weeks ago
- ☆32Updated 11 months ago
- A SystemVerilog source file pickler.☆60Updated last year
- Generic Register Interface (contains various adapters)☆130Updated last week
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year