rivosinc / hammerLinks
Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.
☆39Updated 2 weeks ago
Alternatives and similar repositories for hammer
Users that are interested in hammer are comparing it to the libraries listed below
Sorting:
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- The multi-core cluster of a PULP system.☆111Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆80Updated 2 months ago
- pulp_soc is the core building component of PULP based SoCs☆82Updated 10 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆127Updated 6 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆135Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 2 months ago
- Simple UVM environment for experimenting with Verilator.☆28Updated 3 months ago
- Simple runtime for Pulp platforms☆50Updated 2 months ago
- RISC-V Nox core☆71Updated 6 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆107Updated 4 years ago
- RTL data structure☆60Updated 3 weeks ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆194Updated 4 months ago
- 64-bit multicore Linux-capable RISC-V processor☆105Updated 9 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆98Updated last month
- ☆90Updated last month
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆80Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Chisel RISC-V Vector 1.0 Implementation☆129Updated 4 months ago
- An implementation of RISC-V☆47Updated last month
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆110Updated 4 months ago
- Python Model of the RISC-V ISA☆62Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆69Updated 11 months ago