Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.
☆39Jan 19, 2026Updated 3 months ago
Alternatives and similar repositories for hammer
Users that are interested in hammer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated 3 months ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 9 years ago
- RISC-V Verification Interface☆150Mar 27, 2026Updated last month
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- TEMPORARY FORK of the riscv-compliance repository☆34Mar 31, 2021Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆692Updated this week
- A libgloss replacement for RISC-V that supports HTIF☆44May 3, 2024Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 4 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated 2 months ago
- Chisel RISC-V Vector 1.0 Implementation☆144Apr 23, 2026Updated last week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆54Jan 20, 2026Updated 3 months ago
- ☆20Apr 24, 2026Updated last week
- Manage kernelspecs from within JupyterLab☆18Dec 15, 2025Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SoC for muntjac☆13Jun 18, 2025Updated 10 months ago
- ☆314Jan 23, 2026Updated 3 months ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 2 months ago
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆17Sep 1, 2023Updated 2 years ago
- ☆36Nov 4, 2024Updated last year
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆111Sep 18, 2021Updated 4 years ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Updated this week
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A collection of (public) notes on assorted topics☆82Aug 22, 2025Updated 8 months ago
- TFLM examples using Renesas microcontrollers☆15Dec 22, 2022Updated 3 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- ☆20Apr 16, 2026Updated 2 weeks ago
- Scratchpad repository for the 100-day FPGA challenge☆14Jul 11, 2019Updated 6 years ago
- A Chisel RTL generator for network-on-chip interconnects☆230Nov 7, 2025Updated 5 months ago
- A simple DDR3 memory controller☆63Jan 9, 2023Updated 3 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Qingnang Smart Diagnosis is an end-to-end AI healthcare framework with field-proven application capabilities, designed to provide efficie…☆18Updated this week
- ☆102Mar 5, 2026Updated 2 months ago
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 7 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆149Updated this week
- Self checking RISC-V directed tests☆118Jun 3, 2025Updated 11 months ago
- Contains reference architecture scripts for running the OpenPiton regression using auto-scaling SLURM cluster.☆24Feb 25, 2026Updated 2 months ago
- ☆27Aug 2, 2021Updated 4 years ago