rivosinc / hammerLinks
Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.
☆39Updated 4 months ago
Alternatives and similar repositories for hammer
Users that are interested in hammer are comparing it to the libraries listed below
Sorting:
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆75Updated last month
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- The multi-core cluster of a PULP system.☆109Updated last month
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 5 months ago
- Simple runtime for Pulp platforms☆49Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆189Updated 3 months ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆130Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆78Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- ☆89Updated last week
- RISC-V Nox core☆71Updated 5 months ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- pulp_soc is the core building component of PULP based SoCs☆81Updated 9 months ago
- Simple UVM environment for experimenting with Verilator.☆28Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated 2 weeks ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Chisel RISC-V Vector 1.0 Implementation☆124Updated 2 months ago
- A Rocket-based RISC-V superscalar in-order core☆36Updated 2 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- DUTH RISC-V Superscalar Microprocessor☆32Updated last year
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆106Updated 4 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated last year
- A RISC-V Core (RV32I) written in Chisel HDL☆105Updated last month
- Generic Register Interface (contains various adapters)☆134Updated last month
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- RTL data structure☆55Updated 4 months ago