rivosinc / hammerLinks
Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.
☆36Updated last week
Alternatives and similar repositories for hammer
Users that are interested in hammer are comparing it to the libraries listed below
Sorting:
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆114Updated this week
- Simple runtime for Pulp platforms☆48Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆119Updated last month
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- The multi-core cluster of a PULP system.☆106Updated last week
- RISC-V Nox core☆68Updated last month
- A Rocket-based RISC-V superscalar in-order core☆35Updated 3 months ago
- Chisel RISC-V Vector 1.0 Implementation☆108Updated 3 months ago
- ☆72Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆174Updated last month
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆59Updated 9 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆83Updated 10 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- RISC-V Virtual Prototype☆44Updated 3 years ago
- ☆97Updated last year
- Simple UVM environment for experimenting with Verilator.☆23Updated 3 months ago
- ☆107Updated last week
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 10 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆101Updated 3 weeks ago