rivosinc / hammerLinks
Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.
☆36Updated last month
Alternatives and similar repositories for hammer
Users that are interested in hammer are comparing it to the libraries listed below
Sorting:
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated 2 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- The multi-core cluster of a PULP system.☆108Updated 2 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆118Updated this week
- RISC-V Nox core☆68Updated 2 months ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆59Updated 10 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- Simple runtime for Pulp platforms☆49Updated last month
- Simple UVM environment for experimenting with Verilator.☆24Updated 3 weeks ago
- ☆76Updated last week
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆183Updated last week
- ☆90Updated last month
- RISC-V Verification Interface☆103Updated last week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- RISC-V Core Local Interrupt Controller (CLINT)☆28Updated 3 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- Generic Register Interface (contains various adapters)☆130Updated last month
- Chisel RISC-V Vector 1.0 Implementation☆112Updated last month
- For contributions of Chisel IP to the chisel community.☆66Updated 10 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 4 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated 11 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month