rivosinc / hammerLinks
Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.
☆34Updated 2 years ago
Alternatives and similar repositories for hammer
Users that are interested in hammer are comparing it to the libraries listed below
Sorting:
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆62Updated 5 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 weeks ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆36Updated last year
- The multi-core cluster of a PULP system.☆104Updated last week
- Simple runtime for Pulp platforms☆48Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- RISC-V Nox core☆65Updated 3 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆29Updated last month
- RISC-V Core Local Interrupt Controller (CLINT)☆26Updated 3 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 2 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆86Updated last week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆169Updated 3 weeks ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 4 months ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated 2 months ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- A tool for synthesizing Verilog programs☆95Updated this week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆109Updated last month
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆112Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆69Updated last year
- Library of open source Process Design Kits (PDKs)☆48Updated 2 weeks ago
- ☆68Updated this week
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆24Updated 3 weeks ago
- A Tiny Processor Core☆110Updated last month
- ☆16Updated 2 months ago