Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.
☆39Jan 19, 2026Updated 9 months ago
Alternatives and similar repositories for hammer
Users that are interested in hammer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated 9 months ago
- RISC-V Processor Tracing tools and library☆16Mar 17, 2024Updated 2 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 8 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 10 months ago
- TEMPORARY FORK of the riscv-compliance repository☆34Mar 31, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Documentation for RISC-V Spike☆105Oct 18, 2018Updated 8 years ago
- ☆35Updated this week
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- A libgloss replacement for RISC-V that supports HTIF☆48Sep 9, 2026Updated last month
- RISC-V Verification Interface☆168Sep 25, 2026Updated last month
- ☆18Mar 11, 2026Updated 7 months ago
- ☆328Jan 23, 2026Updated 9 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 3 years ago
- LiteX-based PCIe MITM, sniffing, fuzzing, device emulation☆20Feb 9, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆804Updated this week
- Advanced Verification Methodologies for RISC-V and related IP☆10Jan 16, 2023Updated 3 years ago
- Self checking RISC-V directed tests☆125Jun 3, 2025Updated last year
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- ☆20Jun 10, 2026Updated 4 months ago
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆17Oct 20, 2026Updated last week
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 3 years ago
- ☆29Mar 1, 2025Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆159Oct 25, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆35Nov 4, 2024Updated last year
- ☆99Updated this week
- ☆158Oct 6, 2023Updated 3 years ago
- ☆13Jan 10, 2023Updated 3 years ago
- RISC-V Torture Test☆226Jul 11, 2024Updated 2 years ago
- SoC for muntjac☆14Jun 18, 2025Updated last year
- ☆23Sep 18, 2026Updated last month
- ☆93Updated this week
- Memory consistency model checking and test generation library.☆15Oct 14, 2016Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆114Sep 18, 2021Updated 5 years ago
- Instruction Set Generator initially contributed by Futurewei☆321Oct 17, 2023Updated 3 years ago
- RISC-V architecture concurrency model litmus tests☆113May 20, 2026Updated 5 months ago
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆26Oct 15, 2025Updated last year
- ☆31Oct 27, 2026Updated last week
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆18Jan 30, 2023Updated 3 years ago
- Hardware acceleration for transformer attention mechanisms on NVIDIA Deep Learning Accelerator (NVDLA), enabling efficient inference of…☆20Mar 30, 2025Updated last year