tum-ei-eda / muriscv-nnLinks
muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.
☆82Updated last month
Alternatives and similar repositories for muriscv-nn
Users that are interested in muriscv-nn are comparing it to the libraries listed below
Sorting:
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆88Updated 2 years ago
- ☆82Updated last year
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆35Updated last week
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 5 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆106Updated 2 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆82Updated 5 months ago
- ☆68Updated last week
- An optimized neural network operator library for chips base on Xuantie CPU.☆90Updated last year
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- RiVEC Bencmark Suite☆117Updated 7 months ago
- ☆92Updated last year
- A DSL for Systolic Arrays☆80Updated 6 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆197Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- ☆17Updated 5 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆90Updated 6 months ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- ☆195Updated last year
- ☆47Updated 2 months ago
- A scalable High-Level Synthesis framework on MLIR☆265Updated last year
- Learn systemC with examples☆115Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆103Updated 2 months ago
- PyTorch model to RTL flow for low latency inference☆128Updated last year
- ☆44Updated 5 years ago
- Brief SystemC getting started tutorial☆91Updated 6 years ago
- DNN Compiler for Heterogeneous SoCs☆40Updated last week
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 2 weeks ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago