tum-ei-eda / muriscv-nnLinks
muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.
☆87Updated 2 weeks ago
Alternatives and similar repositories for muriscv-nn
Users that are interested in muriscv-nn are comparing it to the libraries listed below
Sorting:
- ☆85Updated 2 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34Updated last week
- A matrix extension proposal for AI applications under RISC-V architecture☆153Updated 8 months ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆88Updated 2 months ago
- DNN Compiler for Heterogeneous SoCs☆52Updated last week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- PyTorch model to RTL flow for low latency inference☆130Updated last year
- A DSL for Systolic Arrays☆82Updated 6 years ago
- ☆80Updated last week
- A scalable High-Level Synthesis framework on MLIR☆282Updated last year
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆43Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- RiVEC Bencmark Suite☆122Updated 10 months ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆37Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆114Updated 3 weeks ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆224Updated 2 years ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆35Updated last year
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- ☆59Updated last week
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated last year
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 9 months ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆95Updated last year
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- ☆61Updated this week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 2 weeks ago
- Unit tests generator for RVV 1.0☆92Updated last month
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆41Updated 4 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆95Updated this week
- ☆53Updated 6 months ago