muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.
☆98Oct 6, 2025Updated 7 months ago
Alternatives and similar repositories for muriscv-nn
Users that are interested in muriscv-nn are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34Apr 21, 2026Updated 3 weeks ago
- RISC-V Zve32x Vector Coprocessor☆217Jan 22, 2026Updated 3 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆149Apr 19, 2026Updated last month
- GNU toolchain for RISC-V, including GCC☆14Mar 21, 2024Updated 2 years ago
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆46Sep 1, 2025Updated 8 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆32May 7, 2026Updated last week
- Andes DSP Library☆21Dec 15, 2025Updated 5 months ago
- Chisel RISC-V Vector 1.0 Implementation☆146Apr 23, 2026Updated 3 weeks ago
- Extendable Translating Instruction Set Simulator☆42Apr 28, 2026Updated 3 weeks ago
- MLPerf® Tiny is an ML benchmark suite for extremely low-power systems such as microcontrollers☆460May 12, 2026Updated last week
- Nuclei AI Library Optimized For RISC-V Vector☆15Oct 15, 2025Updated 7 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆153May 12, 2026Updated last week
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆38Mar 26, 2024Updated 2 years ago
- ☆12Apr 19, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Vstream - Video Analytics pipeline with Hardware based accelerations (dev - stage)☆10Feb 2, 2024Updated 2 years ago
- A simple superscalar out-of-order RISC-V microprocessor☆248Feb 24, 2025Updated last year
- ☆16Nov 28, 2024Updated last year
- RISC-V Processor Tracing tools and library☆16Mar 17, 2024Updated 2 years ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- RiVEC Bencmark Suite☆132Nov 27, 2024Updated last year
- An optimized neural network operator library for chips base on Xuantie CPU.☆102Feb 10, 2026Updated 3 months ago
- CMSIS-NN Library☆391May 5, 2026Updated 2 weeks ago
- Xtext project to parse CoreDSL files☆23Apr 29, 2026Updated 3 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆55Jan 20, 2026Updated 4 months ago
- Testing processors with Random Instruction Generation☆58Jan 13, 2026Updated 4 months ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆60Apr 3, 2026Updated last month
- ☆11Jan 21, 2021Updated 5 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- Developer repository for the AudioMark(tm) benchmark.☆30Apr 7, 2026Updated last month
- ☆16Jul 1, 2024Updated last year
- Collection of STM32 projects making use of Tensorflow Lite Micro☆37Nov 9, 2020Updated 5 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆104Mar 5, 2026Updated 2 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆126May 11, 2026Updated last week
- ☆15Jan 19, 2024Updated 2 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆19Apr 8, 2026Updated last month
- Administrative repository for the Integrated Matrix Extension Task Group☆36Apr 25, 2026Updated 3 weeks ago
- ☆41Oct 21, 2025Updated 6 months ago
- A type-safe, formally verifiable HDL compiler in Lean 4. Inspired by Clash, built for high-assurance hardware synthesis.☆64May 13, 2026Updated last week