tum-ei-eda / muriscv-nn
muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.
☆77Updated 2 months ago
Alternatives and similar repositories for muriscv-nn:
Users that are interested in muriscv-nn are comparing it to the libraries listed below
- ☆81Updated last year
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆86Updated 2 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆34Updated last week
- A matrix extension proposal for AI applications under RISC-V architecture☆139Updated 2 months ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆30Updated last year
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆80Updated 2 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- RiVEC Bencmark Suite☆114Updated 5 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆24Updated 7 months ago
- ☆91Updated last year
- ☆42Updated 2 weeks ago
- DNN Compiler for Heterogeneous SoCs☆36Updated 3 weeks ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆96Updated 2 months ago
- ☆109Updated last week
- SystemC training aimed at TLM.☆28Updated 4 years ago
- ☆59Updated last week
- eyeriss-chisel3☆40Updated 3 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆218Updated 2 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆65Updated 9 months ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆89Updated 10 months ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆100Updated last year
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆34Updated 4 months ago
- A scalable High-Level Synthesis framework on MLIR☆257Updated 11 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆52Updated 5 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆87Updated 4 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆26Updated last week
- RISC-V Matrix Specification☆22Updated 5 months ago
- ☆25Updated 9 months ago