Alternatives and similar repositories for muriscv-nn

Users that are interested in muriscv-nn are comparing it to the libraries listed below

• pulp-platform / pulp-nn
  ☆85Updated 2 years ago
• ucb-bar / onnxruntime-riscv
  Fork of upstream onnxruntime focused on supporting risc-v accelerators
  ☆87Updated 2 years ago
• tum-ei-eda / mlonmcu
  Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends
  ☆34Updated last week
• XUANTIE-RV / riscv-matrix-extension-spec
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆153Updated 8 months ago
• pulp-platform / dory
  A tool to deploy Deep Neural Networks on PULP-based SoC's
  ☆88Updated 2 months ago
• pulp-platform / Deeploy
  DNN Compiler for Heterogeneous SoCs
  ☆52Updated last week
• Jerc007 / Open-GPGPU-FlexGrip-
  FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation
  ☆109Updated 2 years ago
• makslevental / openhls
  PyTorch model to RTL flow for low latency inference
  ☆130Updated last year
• hngenc / systolic-array
  A DSL for Systolic Arrays
  ☆82Updated 6 years ago
• pulp-platform / redmule
  ☆80Updated last week
• UIUC-ChenLab / scalehls
  A scalable High-Level Synthesis framework on MLIR
  ☆282Updated last year
• ucb-bar / Baremetal-NN
  Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.
  ☆43Updated last month
• pulp-platform / hero
  Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…
  ☆112Updated 2 years ago
• RALC88 / riscv-vectorized-benchmark-suite
  RiVEC Bencmark Suite
  ☆122Updated 10 months ago
• pulp-platform / pulp-trainlib
  Floating-Point Optimized On-Device Learning Library for the PULP Platform.
  ☆37Updated last week
• ucb-bar / saturn-vectors
  Chisel RISC-V Vector 1.0 Implementation
  ☆114Updated 3 weeks ago
• UCLA-VAST / AutoSA
  AutoSA: Polyhedral-Based Systolic Array Compiler
  ☆224Updated 2 years ago
• riscv-stc / riscv-matrix-project
  Top project for RISC-V Matrix extension proposal and related opensource implementations.
  ☆35Updated last year
• compiler-dev / llvm-rv
  Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension
  ☆43Updated 4 years ago
• tenstorrent / whisper
  ☆59Updated last week
• esl-epfl / OpenEdgeCGRA
  An Open-Hardware CGRA for accelerated computation on the edge.
  ☆35Updated last year
• hossein1387 / BARVINN
  BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/
  ☆91Updated 9 months ago
• XUANTIE-RV / csi-nn2
  An optimized neural network operator library for chips base on Xuantie CPU.
  ☆95Updated last year
• SingularityKChen / dl_accelerator
  Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions
  ☆201Updated 5 years ago
• StanfordAHA / aha
  ☆61Updated this week
• tancheng / CGRA-Mapper
  An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.
  ☆74Updated 2 weeks ago
• chipsalliance / riscv-vector-tests
  Unit tests generator for RVV 1.0
  ☆92Updated last month
• ucb-bar / virgo
  Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC
  ☆41Updated 4 months ago
• KastnerRG / cgra4ml
  An Open Workflow to Build Custom SoCs and run Deep Models at the Edge
  ☆95Updated this week
• pulp-platform / ITA
  ☆53Updated 6 months ago