muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.
☆107Oct 26, 2026Updated this week
Alternatives and similar repositories for muriscv-nn
Users that are interested in muriscv-nn are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆35Updated this week
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated last year
- RISC-V Zve32x Vector Coprocessor☆224Jan 22, 2026Updated 9 months ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆24Oct 23, 2026Updated last week
- Xtext project to parse CoreDSL files☆24Jul 22, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Extendable Translating Instruction Set Simulator☆43Oct 23, 2026Updated last week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆155Aug 14, 2026Updated 2 months ago
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Updated this week
- Scalable Interface for RISC-V ISA Extensions☆26Aug 13, 2026Updated 2 months ago
- ☆10Apr 2, 2019Updated 7 years ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆105Feb 10, 2026Updated 8 months ago
- Nuclei Microcontroller Software Interface Standard Development Repo☆94Jun 16, 2026Updated 4 months ago
- MLPerf® Tiny is an ML benchmark suite for extremely low-power systems such as microcontrollers☆483Jul 13, 2026Updated 3 months ago
- Chisel RISC-V Vector 1.0 Implementation☆159Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Administrative repository for the Integrated Matrix Extension Task Group☆39Jul 27, 2026Updated 3 months ago
- RiVEC Bencmark Suite☆134Nov 27, 2024Updated last year
- A simple superscalar out-of-order RISC-V microprocessor☆257Feb 24, 2025Updated last year
- CMSIS-NN Library☆453Updated this week
- Vstream - Video Analytics pipeline with Hardware based accelerations (dev - stage)☆10Feb 2, 2024Updated 2 years ago
- GNU toolchain for RISC-V, including GCC☆14Mar 21, 2024Updated 2 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆264Oct 12, 2026Updated 2 weeks ago
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆49Oct 12, 2026Updated 2 weeks ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆39Mar 26, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆38Oct 5, 2026Updated 3 weeks ago
- The official NaplesPU hardware code repository☆37Jul 27, 2019Updated 7 years ago
- matrix-coprocessor for RISC-V☆40Feb 27, 2026Updated 8 months ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Dec 14, 2022Updated 3 years ago
- Tensor Compute Primitives: Mid-level Intermediate Representation for Machine Learning Programs☆14Jun 10, 2025Updated last year
- This project contains a code generator that produces static C NN inference deployment code targeting tiny micro-controllers (TinyML) as r…☆30Sep 22, 2021Updated 5 years ago
- CSiBE☆34Feb 17, 2022Updated 4 years ago
- Examples discussed in the book: "Advanced FPGA design: Architecture, Implementation, and Optimization" by Steve Kilts, in System Verilog.☆15Feb 12, 2024Updated 2 years ago
- ☆22Oct 12, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The main Embench repository☆337Feb 13, 2026Updated 8 months ago
- This is the fork of CVA6 intended for PULP development.☆26Updated this week
- Input / Output Physical Memory Protection Unit for RISC-V☆17Jul 20, 2023Updated 3 years ago
- Vector math library using RISC-V vector ISA via C intrinsic☆26Mar 27, 2026Updated 7 months ago
- ☆99Oct 18, 2023Updated 3 years ago
- Tensor computing core☆15Jul 8, 2026Updated 3 months ago
- CV32E40X Design-Verification environment☆19Jun 2, 2026Updated 4 months ago