tum-ei-eda / muriscv-nnView external linksLinks
muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.
☆91Oct 6, 2025Updated 4 months ago
Alternatives and similar repositories for muriscv-nn
Users that are interested in muriscv-nn are comparing it to the libraries listed below
Sorting:
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆32Updated this week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆143Jan 27, 2026Updated 2 weeks ago
- RISC-V Zve32x Vector Coprocessor☆205Jan 22, 2026Updated 3 weeks ago
- Nuclei AI Library Optimized For RISC-V Vector☆14Oct 15, 2025Updated 4 months ago
- Andes DSP Library☆18Dec 15, 2025Updated 2 months ago
- Extendable Translating Instruction Set Simulator☆40Jan 21, 2026Updated 3 weeks ago
- ☆12Apr 19, 2022Updated 3 years ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- RISC-V Processor Tracing tools and library☆16Mar 17, 2024Updated last year
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆45Sep 1, 2025Updated 5 months ago
- ☆16Nov 28, 2024Updated last year
- ☆32Jan 21, 2026Updated 3 weeks ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆98Jun 26, 2024Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆136Updated this week
- MLPerf® Tiny is an ML benchmark suite for extremely low-power systems such as microcontrollers☆443Jan 8, 2026Updated last month
- Vstream - Video Analytics pipeline with Hardware based accelerations (dev - stage)☆10Feb 2, 2024Updated 2 years ago
- RiVEC Bencmark Suite☆127Nov 27, 2024Updated last year
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Dec 23, 2021Updated 4 years ago
- Chisel RISC-V Vector 1.0 Implementation☆133Oct 4, 2025Updated 4 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- ☆42Mar 31, 2025Updated 10 months ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆23Dec 14, 2022Updated 3 years ago
- AI-ML-NLP Task Group☆13Aug 10, 2023Updated 2 years ago
- ☆89Oct 18, 2023Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Aug 23, 2021Updated 4 years ago
- CMSIS-NN Library☆368Jan 22, 2026Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆277Jan 10, 2026Updated last month
- Xtext project to parse CoreDSL files☆24Oct 17, 2025Updated 3 months ago
- A simple superscalar out-of-order RISC-V microprocessor☆237Feb 24, 2025Updated 11 months ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Updated this week
- RISCV lock-step checker based on Spike☆14Jan 23, 2026Updated 3 weeks ago
- Testing processors with Random Instruction Generation☆55Jan 13, 2026Updated last month
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12May 24, 2019Updated 6 years ago
- EEMBC's Machine-Learning Inference Benchmark targeted at edge devices.☆51Apr 25, 2022Updated 3 years ago
- ☆90Updated this week
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated last month
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated last year
- GNU toolchain for RISC-V, including GCC☆14Mar 21, 2024Updated last year