A collection of tests and benchmarks for the Arc simulation backend of CIRCT
☆36Jan 26, 2026Updated last month
Alternatives and similar repositories for arc-tests
Users that are interested in arc-tests are comparing it to the libraries listed below
Sorting:
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- ☆52Jan 16, 2025Updated last year
- The 'missing header' for Chisel☆24Feb 5, 2026Updated last month
- ☆20Mar 3, 2026Updated 2 weeks ago
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- ☆67Mar 3, 2026Updated 2 weeks ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆67Updated this week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- ☆13Mar 15, 2026Updated last week
- Formal verification tools for Chisel and RISC-V☆13Jul 2, 2024Updated last year
- Equivalence checking with Yosys☆58Mar 4, 2026Updated 2 weeks ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 5 months ago
- Library for proving propositions quantified over finite sets☆14Sep 21, 2022Updated 3 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- ☆11Dec 23, 2025Updated 2 months ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year
- The implementation of an SMTLib dialect for xDSL☆17Updated this week
- ☆17Apr 3, 2022Updated 3 years ago
- ☆19Jul 12, 2024Updated last year
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆25Mar 8, 2026Updated 2 weeks ago
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 3 months ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- ☆14Dec 15, 2022Updated 3 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- Chisel RISC-V Vector 1.0 Implementation☆138Updated this week
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Tiny Tapeout GDS Action (using OpenLane)☆20Updated this week
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆19Mar 4, 2026Updated 2 weeks ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆49Updated this week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆37Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆120Apr 1, 2024Updated last year
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- Integrated Circuit Layout☆58Feb 25, 2025Updated last year
- CMake based hardware build system☆35Updated this week
- Logic circuit analysis and optimization☆46Feb 2, 2026Updated last month
- ☆15Dec 9, 2025Updated 3 months ago