A collection of tests and benchmarks for the Arc simulation backend of CIRCT
☆38Jan 26, 2026Updated 3 months ago
Alternatives and similar repositories for arc-tests
Users that are interested in arc-tests are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- ☆53Jan 16, 2025Updated last year
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 3 months ago
- ☆20Mar 3, 2026Updated 2 months ago
- high-performance RTL simulator☆193Jun 19, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆71May 11, 2026Updated last week
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆71May 14, 2026Updated last week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- ☆14Apr 28, 2026Updated 3 weeks ago
- Formal verification tools for Chisel and RISC-V☆14Mar 29, 2026Updated last month
- Equivalence checking with Yosys☆60May 12, 2026Updated last week
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 7 months ago
- Library for proving propositions quantified over finite sets☆14Sep 21, 2022Updated 3 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆11Dec 23, 2025Updated 4 months ago
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- The implementation of an SMTLib dialect for xDSL☆18Apr 16, 2026Updated last month
- ☆17Apr 3, 2022Updated 4 years ago
- ☆18Jul 12, 2024Updated last year
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆26Mar 8, 2026Updated 2 months ago
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆26Nov 26, 2025Updated 5 months ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆14Dec 15, 2022Updated 3 years ago
- A hand-written recursive decent Verilog parser.☆10May 7, 2026Updated 2 weeks ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Chisel RISC-V Vector 1.0 Implementation☆146Apr 23, 2026Updated 3 weeks ago
- ☆17Mar 17, 2022Updated 4 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated last month
- Open-source AI acceleration on FPGA: from ONNX to RTL☆54May 8, 2026Updated 2 weeks ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆39May 15, 2026Updated last week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A GPU acceleration flow for RTL simulation with batch stimulus☆121Apr 1, 2024Updated 2 years ago
- Tiny Tapeout GDS Action (using LibreLane)☆22Apr 26, 2026Updated 3 weeks ago
- Integrated Circuit Layout☆62Feb 25, 2025Updated last year
- (System)Verilog to Chisel translator☆120May 20, 2022Updated 4 years ago
- CMake based hardware build system☆40Updated this week
- Logic circuit analysis and optimization☆49Feb 2, 2026Updated 3 months ago
- ☆15Dec 9, 2025Updated 5 months ago