Alternatives and similar repositories for arc-tests:

Users that are interested in arc-tests are comparing it to the libraries listed below

• iscas-tis / riscv-spec-core
  Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.
  ☆12Updated 2 weeks ago
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆32Updated 3 years ago
• pku-liang / ksim
  ☆40Updated 2 months ago
• ljwljwljwljw / DiplomaticBackend
  ☆17Updated 3 years ago
• iscas-tis / CHA
  ☆17Updated 8 months ago
• OpenXiangShan / xfuzz
  Fuzzing General-Purpose Hardware Designs with Software Fuzzers
  ☆16Updated 3 weeks ago
• sequencer / arithmetic
  ☆32Updated last week
• pku-liang / Cement
  The Next-gen Language & Compiler Powering Efficient Hardware Design
  ☆25Updated 2 months ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• RISMicroDevices / CHIron
  Open-source AMBA CHI infrastructures (supporting Issue B, E.b)
  ☆18Updated last week
• sequencer / zaozi
  A eDSL framework based on Scala and MLIR, focusing on the Hardware design.
  ☆30Updated this week
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆18Updated last week
• epfl-vlsc / parendi
  Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU
  ☆19Updated 11 months ago
• anycore / anycore-riscv-src
  The RTL source for AnyCore RISC-V
  ☆31Updated 3 years ago
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆29Updated 4 months ago
• tdb-alcorn / chisel-formal
  ☆23Updated 4 years ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆35Updated 2 weeks ago
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆31Updated last week
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆20Updated 2 months ago
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆48Updated last year
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆44Updated last year
• IBM / chiffre
  A fault-injection framework using Chisel and FIRRTL
  ☆34Updated 2 years ago
• chipsalliance / systemc-compiler
  Intel Compiler for SystemC
  ☆23Updated last year
• Lampro-Mellon / Quasar
  Quasar 2.0: Chisel equivalent of SweRV-EL2
  ☆28Updated 3 years ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆40Updated 2 weeks ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆22Updated 2 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• TsaiAnson / verif
  ☆11Updated 3 years ago
• chipsalliance / espresso
  ☆38Updated last year
• chipsalliance / diplomacy
  ☆18Updated 2 weeks ago