A collection of tests and benchmarks for the Arc simulation backend of CIRCT
☆37Jan 26, 2026Updated 3 months ago
Alternatives and similar repositories for arc-tests
Users that are interested in arc-tests are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- ☆52Jan 16, 2025Updated last year
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 2 months ago
- ☆20Mar 3, 2026Updated last month
- high-performance RTL simulator☆191Jun 19, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆70Updated this week
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆68Apr 12, 2026Updated 2 weeks ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆37Jan 16, 2025Updated last year
- ☆14Apr 1, 2026Updated last month
- Formal verification tools for Chisel and RISC-V☆14Mar 29, 2026Updated last month
- Equivalence checking with Yosys☆60Apr 9, 2026Updated 3 weeks ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 6 months ago
- Library for proving propositions quantified over finite sets☆14Sep 21, 2022Updated 3 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆11Dec 23, 2025Updated 4 months ago
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- The implementation of an SMTLib dialect for xDSL☆18Apr 16, 2026Updated 2 weeks ago
- ☆17Apr 3, 2022Updated 4 years ago
- ☆18Jul 12, 2024Updated last year
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆26Mar 8, 2026Updated last month
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆26Nov 26, 2025Updated 5 months ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Dec 15, 2022Updated 3 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated 3 months ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Chisel RISC-V Vector 1.0 Implementation☆144Apr 23, 2026Updated last week
- ☆17Mar 17, 2022Updated 4 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated 2 weeks ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆53Updated this week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆37Apr 17, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A GPU acceleration flow for RTL simulation with batch stimulus☆120Apr 1, 2024Updated 2 years ago
- Tiny Tapeout GDS Action (using LibreLane)☆22Updated this week
- Integrated Circuit Layout☆61Feb 25, 2025Updated last year
- CMake based hardware build system☆38Apr 24, 2026Updated last week
- (System)Verilog to Chisel translator☆120May 20, 2022Updated 3 years ago
- Logic circuit analysis and optimization☆48Feb 2, 2026Updated 3 months ago
- ☆15Dec 9, 2025Updated 4 months ago