A collection of tests and benchmarks for the Arc simulation backend of CIRCT
☆36Jan 26, 2026Updated 2 months ago
Alternatives and similar repositories for arc-tests
Users that are interested in arc-tests are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- ☆52Jan 16, 2025Updated last year
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 2 months ago
- ☆20Mar 3, 2026Updated last month
- high-performance RTL simulator☆190Jun 19, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆68Apr 1, 2026Updated last week
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆68Updated this week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- ☆14Apr 1, 2026Updated last week
- Formal verification tools for Chisel and RISC-V☆13Mar 29, 2026Updated 2 weeks ago
- Equivalence checking with Yosys☆59Mar 31, 2026Updated last week
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 5 months ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- ☆11Dec 23, 2025Updated 3 months ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year
- ☆17Apr 3, 2022Updated 4 years ago
- ☆18Jul 12, 2024Updated last year
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆26Mar 8, 2026Updated last month
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 4 months ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- ☆14Dec 15, 2022Updated 3 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Chisel RISC-V Vector 1.0 Implementation☆143Mar 25, 2026Updated 2 weeks ago
- ☆17Mar 17, 2022Updated 4 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆19Mar 4, 2026Updated last month
- Open-source AI acceleration on FPGA: from ONNX to RTL☆53Mar 24, 2026Updated 2 weeks ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆37Mar 31, 2026Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆121Apr 1, 2024Updated 2 years ago
- Tiny Tapeout GDS Action (using LibreLane)☆22Apr 3, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Integrated Circuit Layout☆59Feb 25, 2025Updated last year
- (System)Verilog to Chisel translator☆119May 20, 2022Updated 3 years ago
- CMake based hardware build system☆37Apr 1, 2026Updated last week
- Logic circuit analysis and optimization☆47Feb 2, 2026Updated 2 months ago
- ☆15Dec 9, 2025Updated 4 months ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- ☆12May 20, 2021Updated 4 years ago