Alternatives and similar repositories for arc-tests

Users that are interested in arc-tests are comparing it to the libraries listed below

• iscas-tis / CHA
  ☆19Updated last year
• iscas-tis / ChiRVFormal
  Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.
  ☆14Updated 2 months ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆45Updated 3 weeks ago
• sequencer / zaozi
  A eDSL framework based on Scala and MLIR, focusing on the Hardware design.
  ☆48Updated this week
• pku-liang / ksim
  ☆44Updated 6 months ago
• euphoric-hardware / rtl-simulation-reading
  ☆17Updated last month
• pku-liang / Cement
  The Next-gen Language & Compiler Powering Efficient Hardware Design
  ☆29Updated 6 months ago
• iscas-tis / chisel-formal-verification
  Formal verification tools for Chisel and RISC-V
  ☆13Updated last year
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆45Updated 3 weeks ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated 2 years ago
• IBM / chiffre
  A fault-injection framework using Chisel and FIRRTL
  ☆36Updated 2 months ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated last month
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆33Updated 3 years ago
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆34Updated 3 months ago
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆20Updated 4 months ago
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆50Updated 2 years ago
• ljwljwljwljw / DiplomaticBackend
  ☆17Updated 3 years ago
• TsaiAnson / verif
  ☆12Updated 4 years ago
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆30Updated 8 months ago
• pku-liang / Hestia
  ☆17Updated 4 months ago
• abs-tudelft / Tydi-Chisel
  ☆17Updated 4 months ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆51Updated 3 weeks ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆44Updated 3 weeks ago
• sequencer / arithmetic
  ☆33Updated 4 months ago
• euphoric-hardware / simcommand
  SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.
  ☆14Updated last year
• chipsalliance / playground
  chipyard in mill :P
  ☆78Updated last year
• hplp / aes_chisel
  Implementation of the Advanced Encryption Standard in Chisel
  ☆20Updated 3 years ago
• ucb-bar / midas-release
  MIDAS Public Release
  ☆9Updated 6 years ago
• chipsalliance / espresso
  ☆40Updated last month
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆33Updated last year