A collection of tests and benchmarks for the Arc simulation backend of CIRCT
☆40Oct 8, 2026Updated 3 weeks ago
Alternatives and similar repositories for arc-tests
Users that are interested in arc-tests are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆52Jan 16, 2025Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 3 years ago
- ☆90Oct 23, 2026Updated last week
- ☆15Jul 28, 2026Updated 3 months ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆21Mar 3, 2026Updated 7 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- An experimental hardware compiler☆14Aug 21, 2026Updated 2 months ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated last year
- ☆15Apr 28, 2026Updated 6 months ago
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 4 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆81Oct 13, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 8 months ago
- The implementation of an SMTLib dialect for xDSL☆19Apr 16, 2026Updated 6 months ago
- ☆15Sep 30, 2026Updated last month
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- ☆20Oct 2, 2026Updated 3 weeks ago
- RTeAAL Sim: Using Tensor Algebra to Represent and Accelerate RTL Simulation -- ASPLOS'26☆18Mar 31, 2026Updated 6 months ago
- Equivalence checking with Yosys☆66Oct 20, 2026Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆126Apr 1, 2024Updated 2 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- Tools based upon slang for language server purpose☆24Sep 10, 2026Updated last month
- only display GPU☆10Mar 6, 2025Updated last year
- Formal verification tools for Chisel and RISC-V☆15Mar 29, 2026Updated 7 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆26Jan 21, 2026Updated 9 months ago
- Rust bindings for CIRCT☆19Apr 20, 2024Updated 2 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated 3 months ago
- (System)Verilog to Chisel translator☆123May 20, 2022Updated 4 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆71May 21, 2026Updated 5 months ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 4 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆31Feb 24, 2026Updated 8 months ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Aug 15, 2026Updated 2 months ago
- ☆17Apr 3, 2022Updated 4 years ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆436Apr 20, 2022Updated 4 years ago
- Xiangshan deterministic workloads generator☆29Oct 14, 2026Updated 2 weeks ago