Alternatives and similar repositories for arc-tests

Users that are interested in arc-tests are comparing it to the libraries listed below

• iscas-tis / ChiRVFormal
  Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.
  ☆14Updated 4 months ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆48Updated 3 months ago
• iscas-tis / CHA
  ☆19Updated last year
• pku-liang / Cement
  The Next-gen Language & Compiler Powering Efficient Hardware Design
  ☆30Updated 9 months ago
• euphoric-hardware / rtl-simulation-reading
  ☆17Updated 4 months ago
• pku-liang / ksim
  ☆47Updated 9 months ago
• IBM / chiffre
  A fault-injection framework using Chisel and FIRRTL
  ☆36Updated last month
• sequencer / zaozi
  A eDSL framework based on Scala and MLIR, focusing on the Hardware design.
  ☆55Updated this week
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆30Updated 2 weeks ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated 2 years ago
• iscas-tis / chisel-formal-verification
  Formal verification tools for Chisel and RISC-V
  ☆13Updated last year
• ljwljwljwljw / DiplomaticBackend
  ☆17Updated 3 years ago
• ucb-bar / chisel-gui
  A prototype GUI for chisel-development
  ☆51Updated 5 years ago
• chipsalliance / playground
  chipyard in mill :P
  ☆77Updated last year
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆49Updated 2 weeks ago
• OpenXiangShan / xfuzz
  Fuzzing General-Purpose Hardware Designs with Software Fuzzers
  ☆22Updated last month
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆35Updated 2 weeks ago
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆51Updated 2 years ago
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆21Updated 7 months ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆47Updated 2 weeks ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated 4 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• chipsalliance / espresso
  ☆41Updated 4 months ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆62Updated this week
• pku-liang / Hestia
  ☆17Updated 7 months ago
• TsaiAnson / verif
  ☆12Updated 4 years ago
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆50Updated this week
• abs-tudelft / Tydi-Chisel
  ☆18Updated last month
• StanfordAHA / doc
  Papers, Posters, Presentations, Documentation...
  ☆19Updated last year
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆31Updated this week