A collection of tests and benchmarks for the Arc simulation backend of CIRCT
☆36Jan 26, 2026Updated last month
Alternatives and similar repositories for arc-tests
Users that are interested in arc-tests are comparing it to the libraries listed below
Sorting:
- ☆20Updated this week
- ☆52Jan 16, 2025Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 3 weeks ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 4 months ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- ☆67Updated this week
- Formal verification tools for Chisel and RISC-V☆13Jul 2, 2024Updated last year
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆65Feb 22, 2026Updated last week
- ☆15Dec 15, 2022Updated 3 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- ☆17Apr 3, 2022Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- ☆17Mar 17, 2022Updated 3 years ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- ☆19Jul 12, 2024Updated last year
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 3 months ago
- Library for proving propositions quantified over finite sets☆14Sep 21, 2022Updated 3 years ago
- ☆15Dec 9, 2025Updated 2 months ago
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆66Updated this week
- 🇨🇳翻译: 「rust-ffi-omnibus」 将 Rust 代码 导出, 应用于 其他语言 的例子集合 ❤️更新 ✅☆12May 16, 2019Updated 6 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- ☆11Dec 23, 2025Updated 2 months ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- The implementation of an SMTLib dialect for xDSL☆17Updated this week
- CMake based hardware build system☆35Updated this week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Feb 16, 2026Updated 2 weeks ago
- Equivalence checking with Yosys☆58Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆133Updated this week
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- CIPHERH: Automated Detection of Ciphertext Side-channel Vulnerabilities in Cryptographic Implementations☆13Dec 17, 2023Updated 2 years ago
- ☆12May 20, 2021Updated 4 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Feb 3, 2026Updated 3 weeks ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆49Jan 5, 2026Updated last month
- MIPS R10000 architecture simulator with C++☆10Jun 8, 2023Updated 2 years ago