A collection of tests and benchmarks for the Arc simulation backend of CIRCT
☆39Jan 26, 2026Updated 7 months ago
Alternatives and similar repositories for arc-tests
Users that are interested in arc-tests are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 3 years ago
- ☆52Jan 16, 2025Updated last year
- ☆82Updated this week
- ☆15Jul 28, 2026Updated last month
- ☆20Mar 3, 2026Updated 6 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆15Apr 28, 2026Updated 4 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- high-performance RTL simulator☆196Aug 4, 2026Updated last month
- Yosys RTLIL dialect for MLIR☆24Jun 12, 2025Updated last year
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 11 months ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆80Updated this week
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 2 months ago
- Equivalence checking with Yosys☆64Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 7 months ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- ☆15Dec 9, 2025Updated 9 months ago
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- The implementation of an SMTLib dialect for xDSL☆19Apr 16, 2026Updated 5 months ago
- ☆20Jan 2, 2026Updated 8 months ago
- ☆17Mar 17, 2022Updated 4 years ago
- Tools based upon slang for language server purpose☆24Sep 10, 2026Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆123Apr 1, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Formal verification tools for Chisel and RISC-V☆15Mar 29, 2026Updated 5 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆26Jan 21, 2026Updated 7 months ago
- Library for proving propositions quantified over finite sets☆15Sep 21, 2022Updated 3 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Rust bindings for CIRCT☆19Apr 20, 2024Updated 2 years ago
- ☆17Mar 26, 2025Updated last year
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆28Feb 24, 2026Updated 6 months ago
- ☆17Apr 3, 2022Updated 4 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆29Nov 26, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 4 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Aug 15, 2026Updated last month
- ☆18Jul 12, 2024Updated 2 years ago
- Xiangshan deterministic workloads generator☆28Aug 29, 2026Updated 3 weeks ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆18Updated this week
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago