circt / arc-testsLinks
A collection of tests and benchmarks for the Arc simulation backend of CIRCT
☆35Updated last week
Alternatives and similar repositories for arc-tests
Users that are interested in arc-tests are comparing it to the libraries listed below
Sorting:
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Updated last year
- A Hardware Pipeline Description Language☆49Updated 6 months ago
- ☆19Updated last year
- ☆18Updated last month
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Updated 8 months ago
- Equivalence checking with Yosys☆57Updated 3 weeks ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆65Updated this week
- ☆52Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- Formal verification tools for Chisel and RISC-V☆13Updated last year
- ☆41Updated last month
- Run Rocket Chip on VCU128☆30Updated 3 months ago
- FPGA synthesis tool powered by program synthesis☆54Updated last month
- chipyard in mill :P☆77Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- ☆17Updated 10 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- ☆12Updated 4 years ago
- Papers, Posters, Presentations, Documentation...☆19Updated 2 years ago
- ☆33Updated 10 months ago
- Wrappers for open source FPU hardware implementations.☆37Updated 2 months ago
- The 'missing header' for Chisel☆22Updated 10 months ago
- A prototype GUI for chisel-development☆51Updated 5 years ago
- A Rocket-based RISC-V superscalar in-order core☆38Updated 3 months ago
- A Heterogeneous GPU Platform for Chipyard SoC☆42Updated last week
- ☆17Updated 3 years ago
- high-performance RTL simulator☆186Updated last year
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Updated 3 weeks ago
- Testing processors with Random Instruction Generation☆52Updated 3 weeks ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆55Updated last year