ucb-bar / RoSELinks
A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robotic system.
☆45Updated 7 months ago
Alternatives and similar repositories for RoSE
Users that are interested in RoSE are comparing it to the libraries listed below
Sorting:
- A fast, accurate trace-based simulator for High-Level Synthesis.☆72Updated 8 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 9 months ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆44Updated 10 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 5 months ago
- ☆39Updated 8 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 5 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- ☆64Updated 7 months ago
- ☆32Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆43Updated 5 months ago
- ☆18Updated last month
- ☆61Updated this week
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆88Updated this week
- A toolchain for rapid design space exploration of chiplet architectures☆67Updated 4 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆52Updated 2 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- An infrastructure for integrated EDA☆42Updated 2 years ago
- CGRA framework with vectorization support.☆40Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆71Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆80Updated 6 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆29Updated 3 months ago
- Next generation CGRA generator☆116Updated this week
- ☆61Updated 8 months ago
- ☆37Updated 4 years ago