A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robotic system.
☆46Apr 9, 2025Updated 10 months ago
Alternatives and similar repositories for RoSE
Users that are interested in RoSE are comparing it to the libraries listed below
Sorting:
- ☆15Dec 9, 2025Updated 2 months ago
- ☆33Nov 6, 2024Updated last year
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Updated this week
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- ☆19Jan 2, 2026Updated 2 months ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- 21st century electronic design automation tools, written in Rust.☆36Feb 23, 2026Updated last week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆49Jan 20, 2026Updated last month
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 3 months ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Analyze experimental data with Programming by Navigation☆17Feb 24, 2026Updated last week
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Domain-Specific Architecture Generator 2☆22Oct 2, 2022Updated 3 years ago
- A Heterogeneous GPU Platform for Chipyard SoC☆44Updated this week
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- OpenPiton Design Benchmark☆28Mar 6, 2023Updated 2 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆54Mar 24, 2024Updated last year
- ☆28Feb 26, 2023Updated 3 years ago
- Chisel RISC-V Vector 1.0 Implementation☆133Feb 25, 2026Updated last week
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Oct 22, 2025Updated 4 months ago
- NeuraChip Accelerator Simulator☆16Apr 26, 2024Updated last year
- Repository for compilation and cycle-accurate simulator for scale-out systolic arrays☆16Jan 4, 2023Updated 3 years ago
- ☆16Jan 25, 2026Updated last month
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆53Feb 24, 2026Updated last week
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 2 years ago
- Open source Photonics PDK for VTT's 3 um SOI platform.☆14May 26, 2025Updated 9 months ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Updated this week
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- design and verification of asynchronous circuits☆43Updated this week
- The wafer-native AI accelerator simulation platform and inference engine.☆50Jan 1, 2026Updated 2 months ago
- ☆13Feb 6, 2021Updated 5 years ago
- ☆12Nov 24, 2023Updated 2 years ago
- Parametrized RTL benchmark suite☆23Feb 6, 2026Updated 3 weeks ago
- Release of stream-specialization software/hardware stack.☆120May 5, 2023Updated 2 years ago