A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robotic system.
☆49Oct 23, 2026Updated last week
Alternatives and similar repositories for RoSE
Users that are interested in RoSE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Sep 30, 2026Updated last month
- ☆35Nov 6, 2024Updated last year
- ☆18Mar 11, 2026Updated 7 months ago
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆19May 30, 2016Updated 10 years ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago
- ☆20Oct 2, 2026Updated last month
- ☆14Mar 20, 2025Updated last year
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Oct 10, 2026Updated 3 weeks ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆63Jan 20, 2026Updated 9 months ago
- Very tiny embeddable Tcl-like language in safe Rust☆12Feb 13, 2025Updated last year
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated 2 years ago
- ☆16Jan 25, 2026Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RTLMeter benchmark suite☆34Oct 26, 2026Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆74Jun 28, 2025Updated last year
- A Heterogeneous GPU Platform for AI and Neural Graphics☆71Oct 27, 2026Updated last week
- 21st century electronic design automation tools, written in Rust.☆37Oct 13, 2026Updated 2 weeks ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆79Jun 30, 2024Updated 2 years ago
- The source code of "Agents of Autonomy: A Systematic Study of Robotics on Modern Hardware" paper☆32Dec 18, 2023Updated 2 years ago
- ☆29Feb 26, 2023Updated 3 years ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 10 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆329Aug 7, 2026Updated 2 months ago
- ☆11Mar 16, 2022Updated 4 years ago
- A programming language for writing constraint-based integrated circuit layout generators☆17Updated this week
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,058Oct 26, 2026Updated last week
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆535Jul 26, 2026Updated 3 months ago
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆49Oct 12, 2026Updated 3 weeks ago
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆22Nov 6, 2025Updated 11 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Use Programming by Navigation for bioinformatics, compiler scheduling, and more!☆17Oct 24, 2026Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Sep 18, 2023Updated 3 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆66Jun 27, 2025Updated last year
- ☆14Jun 18, 2025Updated last year
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆56Mar 24, 2024Updated 2 years ago
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated 2 years ago