ucb-bar / RoSE
A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robotic system.
☆36Updated last month
Related projects ⓘ
Alternatives and complementary repositories for RoSE
- CGRA framework with vectorization support.☆19Updated this week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆30Updated last month
- ☆12Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- ☆51Updated this week
- ☆15Updated 3 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆52Updated 2 weeks ago
- DASS HLS Compiler☆27Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆36Updated 6 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆56Updated last month
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆44Updated last year
- ☆21Updated last month
- sram/rram/mram.. compiler☆29Updated last year
- ☆13Updated last year
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆21Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆80Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆12Updated 8 months ago
- ☆51Updated 10 months ago
- ☆19Updated last year
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- HLS for Networks-on-Chip☆31Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- ☆33Updated 3 years ago
- ☆3Updated 3 years ago