ucb-bar / RoSELinks
A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robotic system.
☆43Updated 3 months ago
Alternatives and similar repositories for RoSE
Users that are interested in RoSE are comparing it to the libraries listed below
Sorting:
- ☆59Updated this week
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 4 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆31Updated 3 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆35Updated last month
- ☆60Updated 2 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 2 weeks ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 6 months ago
- CGRA framework with vectorization support.☆33Updated this week
- A fast, accurate trace-based simulator for High-Level Synthesis.☆62Updated 3 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated this week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆93Updated 9 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 9 months ago
- Next generation CGRA generator☆112Updated last week
- ☆68Updated this week
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- ☆24Updated 4 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆75Updated 6 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆53Updated 2 months ago
- DASS HLS Compiler☆29Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- ☆56Updated 3 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆15Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago