ucb-bar / RoSELinks
A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robotic system.
☆42Updated last month
Alternatives and similar repositories for RoSE
Users that are interested in RoSE are comparing it to the libraries listed below
Sorting:
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 8 months ago
- ☆30Updated 2 months ago
- ☆59Updated last week
- ☆29Updated 7 months ago
- ☆53Updated 2 months ago
- ☆59Updated last month
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆50Updated 3 weeks ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- CGRA framework with vectorization support.☆30Updated 3 weeks ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- ☆11Updated last month
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 3 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 2 weeks ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 5 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆56Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆46Updated 2 months ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- ☆35Updated 4 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆29Updated 2 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- ☆58Updated last year
- ☆15Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago