A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robotic system.
☆47Jul 8, 2026Updated 2 weeks ago
Alternatives and similar repositories for RoSE
Users that are interested in RoSE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Dec 9, 2025Updated 7 months ago
- ☆18Mar 11, 2026Updated 4 months ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Updated this week
- ☆35Nov 6, 2024Updated last year
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Apr 28, 2026Updated 2 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆58Jan 20, 2026Updated 6 months ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆15Aug 30, 2023Updated 2 years ago
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆19May 30, 2016Updated 10 years ago
- ☆16Jan 25, 2026Updated 6 months ago
- RTLMeter benchmark suite☆31Updated this week
- ☆20Jan 2, 2026Updated 6 months ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆63Jun 22, 2026Updated last month
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆76Jun 30, 2024Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated last year
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆54Mar 24, 2024Updated 2 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- ☆29Feb 26, 2023Updated 3 years ago
- ☆19Jul 9, 2026Updated 2 weeks ago
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆49Sep 1, 2025Updated 10 months ago
- SKY130 SRAM macros generated by SRAM 22☆22May 7, 2026Updated 2 months ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆17Dec 14, 2025Updated 7 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- FRAME: Fast Roofline Analytical Modeling and Estimation☆40Oct 13, 2023Updated 2 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- A programming language for writing constraint-based integrated circuit layout generators☆17Jun 17, 2026Updated last month
- ☆11Mar 16, 2022Updated 4 years ago
- The wafer-native AI accelerator simulation platform and inference engine.☆57Jan 1, 2026Updated 6 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆324Jul 13, 2026Updated last week
- Analyze experimental data with Programming by Navigation☆17Jul 9, 2026Updated 2 weeks ago
- Papers, Posters, Presentations, Documentation...☆20Jan 9, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Jan 12, 2024Updated 2 years ago
- Emulating DMA Engines on GPUs for Performance and Portability☆43May 17, 2015Updated 11 years ago
- design and verification of asynchronous circuits☆51Jul 9, 2026Updated 2 weeks ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆54Jul 14, 2026Updated last week
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,028Jun 26, 2026Updated 3 weeks ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆506Jun 22, 2026Updated last month