ucb-bar / RoSE
A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robotic system.
☆36Updated last month
Related projects ⓘ
Alternatives and complementary repositories for RoSE
- ☆51Updated 9 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆21Updated 3 years ago
- CGRA framework with vectorization support.☆19Updated last week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆79Updated last month
- ☆50Updated last week
- HLS for Networks-on-Chip☆30Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆34Updated 6 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆44Updated last year
- DASS HLS Compiler☆27Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆79Updated 7 months ago
- ☆15Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆21Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- An Open-Source Tool for CGRA Accelerators☆56Updated 2 months ago
- ☆12Updated this week
- A DSL for Systolic Arrays☆78Updated 5 years ago
- Tutorials on HLS Design☆49Updated 4 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- sram/rram/mram.. compiler☆28Updated last year
- ☆19Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆56Updated last month
- Next generation CGRA generator☆106Updated this week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆53Updated last month
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆59Updated 11 months ago