Administrative repository for the Integrated Matrix Extension Task Group
☆36Apr 25, 2026Updated 2 months ago
Alternatives and similar repositories for integrated-matrix-extension
Users that are interested in integrated-matrix-extension are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Administrative repository for the Attached Matrix Facility Task Group☆14Dec 11, 2023Updated 2 years ago
- RISC-V Integrated Matrix Development Repository☆25Updated this week
- AI-ML-NLP Task Group☆13Aug 10, 2023Updated 2 years ago
- CMake based hardware build system☆44Updated this week
- This is the fork of CVA6 intended for PULP development.☆23Jul 16, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- Scalable Interface for RISC-V ISA Extensions☆26Updated this week
- SX-Aurora TSUBASA Vector Engine Operating System core☆15Dec 18, 2025Updated 7 months ago
- List of several designs I have been working through the years to avoid re-designing it again☆15Jun 17, 2024Updated 2 years ago
- Structured UVM Course☆75Jan 4, 2024Updated 2 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- Nuclei AI Library Optimized For RISC-V Vector☆15Oct 15, 2025Updated 9 months ago
- Python bindings for VE Offloading (VEO) for SX-Aurora Vector Engine☆17Dec 27, 2023Updated 2 years ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆45Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VEDA (VE Driver API)☆22Mar 17, 2026Updated 4 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Apr 13, 2026Updated 3 months ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated 5 months ago
- Simulate distributed LLM training and inference across GPU clusters in your browser. Memory, throughput, cost, and parallelism strategy p…☆32Apr 1, 2026Updated 3 months ago
- Chisel RISC-V Vector 1.0 Implementation☆153Jul 14, 2026Updated last week
- A matrix extension proposal for AI applications under RISC-V architecture☆186Apr 1, 2026Updated 3 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆38Mar 26, 2024Updated 2 years ago
- Sail architecture definition language☆12Feb 1, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 4 months ago
- Processor support packages☆22Feb 2, 2021Updated 5 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆20Updated this week
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆17Dec 14, 2025Updated 7 months ago
- Website for the OpenROAD tutorial held at the MICRO 2022 conference☆36Oct 6, 2022Updated 3 years ago
- ☆19Mar 8, 2025Updated last year
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- ☆16May 6, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Filelist generator☆21Jun 23, 2026Updated last month
- An implementation of RISC-V☆54Jul 14, 2026Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆110Updated this week
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆19Aug 21, 2021Updated 4 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- ☆79Apr 22, 2025Updated last year
- ☆93Updated this week