riscv-admin / integrated-matrix-extensionLinks
Administrative repository for the Integrated Matrix Extension Task Group
☆26Updated last month
Alternatives and similar repositories for integrated-matrix-extension
Users that are interested in integrated-matrix-extension are comparing it to the libraries listed below
Sorting:
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Advanced Architecture Labs with CVA6☆66Updated last year
- ☆53Updated 6 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated last week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆39Updated 3 weeks ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 3 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆57Updated 11 months ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆31Updated 11 months ago
- ☆12Updated last week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated 2 weeks ago
- ☆73Updated last week
- DUTH RISC-V Microprocessor☆20Updated 8 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- SystemC training aimed at TLM.☆31Updated 5 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Public release☆57Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 7 months ago
- Vector processor for RISC-V vector ISA☆126Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- Pure digital components of a UCIe controller☆67Updated last month
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- matrix-coprocessor for RISC-V☆19Updated 4 months ago
- ☆15Updated 2 months ago
- Chisel RISC-V Vector 1.0 Implementation☆109Updated this week
- ☆34Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- ☆97Updated last year