riscv-admin / integrated-matrix-extensionLinks
Administrative repository for the Integrated Matrix Extension Task Group
☆30Updated last month
Alternatives and similar repositories for integrated-matrix-extension
Users that are interested in integrated-matrix-extension are comparing it to the libraries listed below
Sorting:
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆93Updated 3 weeks ago
- ☆18Updated 2 weeks ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆47Updated 3 weeks ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆38Updated last month
- matrix-coprocessor for RISC-V☆25Updated 7 months ago
- HLS for Networks-on-Chip☆37Updated 4 years ago
- ☆88Updated this week
- Advanced Architecture Labs with CVA6☆71Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆124Updated last week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Chisel RISC-V Vector 1.0 Implementation☆121Updated last month
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- ☆12Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- Public release☆58Updated 6 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆32Updated this week
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 2 weeks ago
- Unit tests generator for RVV 1.0☆95Updated 2 weeks ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆70Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆66Updated 3 weeks ago
- This is the fork of CVA6 intended for PULP development.☆22Updated this week
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆12Updated 2 weeks ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated 2 weeks ago
- BlackParrot on Zynq☆47Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Updated 2 weeks ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆17Updated last month
- Development of a Network on Chip Simulation using SystemC.☆33Updated 8 years ago