Administrative repository for the Integrated Matrix Extension Task Group
☆33Dec 15, 2025Updated 2 months ago
Alternatives and similar repositories for integrated-matrix-extension
Users that are interested in integrated-matrix-extension are comparing it to the libraries listed below
Sorting:
- Administrative repository for the Attached Matrix Facility Task Group☆14Dec 11, 2023Updated 2 years ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆39Feb 23, 2026Updated last week
- AI-ML-NLP Task Group☆13Aug 10, 2023Updated 2 years ago
- This is the fork of CVA6 intended for PULP development.☆22Feb 24, 2026Updated last week
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- SystemVerilog file list pruner☆16Updated this week
- ☆14Feb 23, 2026Updated last week
- CMake based hardware build system☆35Updated this week
- Another|Alternative|Awesome VE Offloading stack using ve-urpc☆15Aug 16, 2023Updated 2 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Aug 3, 2022Updated 3 years ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆17Oct 4, 2022Updated 3 years ago
- SX-Aurora TSUBASA Vector Engine Operating System core☆15Dec 18, 2025Updated 2 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆38Dec 23, 2021Updated 4 years ago
- Python bindings for VE Offloading (VEO) for SX-Aurora Vector Engine☆16Dec 27, 2023Updated 2 years ago
- ☆79Feb 7, 2026Updated 3 weeks ago
- Scalable Interface for RISC-V ISA Extensions☆23Updated this week
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆101Feb 20, 2026Updated last week
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 3 months ago
- Open-source PDK version manager☆40Nov 25, 2025Updated 3 months ago
- ☆63Apr 22, 2025Updated 10 months ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Nov 29, 2024Updated last year
- Xtext project to parse CoreDSL files☆24Oct 17, 2025Updated 4 months ago
- The Synapse Neuron Wallet - Binary Releases☆15Dec 17, 2018Updated 7 years ago
- CVA6 softcore contest☆22Feb 16, 2026Updated 2 weeks ago
- Chisel RISC-V Vector 1.0 Implementation☆133Feb 25, 2026Updated last week
- A Rocket-based RISC-V superscalar in-order core☆38Feb 24, 2026Updated last week
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆35Mar 26, 2024Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- RISC-V Nox core☆71Jul 22, 2025Updated 7 months ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- ☆93Feb 24, 2026Updated last week
- ☆33Jan 7, 2025Updated last year
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆245Feb 25, 2026Updated last week
- Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabiliti…☆23Nov 11, 2025Updated 3 months ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆57Feb 18, 2026Updated 2 weeks ago
- Verilog hardware abstraction library☆46Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆164Feb 11, 2025Updated last year
- Photonic Quantum Machine Learning Framework☆19Feb 18, 2026Updated 2 weeks ago