Administrative repository for the Integrated Matrix Extension Task Group
☆34Dec 15, 2025Updated 3 months ago
Alternatives and similar repositories for integrated-matrix-extension
Users that are interested in integrated-matrix-extension are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Administrative repository for the Attached Matrix Facility Task Group☆14Dec 11, 2023Updated 2 years ago
- AI-ML-NLP Task Group☆13Aug 10, 2023Updated 2 years ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆40Feb 23, 2026Updated last month
- This is the fork of CVA6 intended for PULP development.☆22Updated this week
- SystemVerilog file list pruner☆17Mar 2, 2026Updated 3 weeks ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆38Dec 23, 2021Updated 4 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 10 months ago
- ☆14Mar 9, 2026Updated 2 weeks ago
- CMake based hardware build system☆35Updated this week
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆35Mar 26, 2024Updated last year
- ☆81Mar 10, 2026Updated 2 weeks ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆16Oct 4, 2022Updated 3 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Aug 3, 2022Updated 3 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- Scalable Interface for RISC-V ISA Extensions☆23Mar 16, 2026Updated last week
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 4 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- RISC-V Integrated Matrix Development Repository☆21Mar 16, 2026Updated last week
- Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, …☆28Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆100Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆138Mar 18, 2026Updated last week
- RISC-V Nox core☆71Jul 22, 2025Updated 8 months ago
- ☆68Apr 22, 2025Updated 11 months ago
- Xtext project to parse CoreDSL files☆24Oct 17, 2025Updated 5 months ago
- Open-source PDK version manager☆42Nov 25, 2025Updated 3 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆19Aug 21, 2021Updated 4 years ago
- Driving Snax with MLIR☆20Updated this week
- ☆97Mar 5, 2026Updated 2 weeks ago
- Structured UVM Course☆68Jan 4, 2024Updated 2 years ago
- A place to store information for the tensor discussions and possible specifications.☆23Jul 2, 2025Updated 8 months ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Nov 29, 2024Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆165Feb 11, 2025Updated last year
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆238Jan 14, 2026Updated 2 months ago
- ☆33Jan 7, 2025Updated last year
- ☆14Jun 7, 2021Updated 4 years ago
- All things related to cMIPS, a synthesizable VHDL model for the 5-stage pipeline, MIPS32r2 core.☆13Jun 8, 2019Updated 6 years ago
- ☆12Jul 9, 2021Updated 4 years ago
- ☆19Oct 7, 2025Updated 5 months ago
- RV32I[M][A][C][V]Zicntr[_Zicond]_Zicsr_Zihpm[_Zcb][_Zkne][_Xosvm] processor☆16Mar 3, 2026Updated 3 weeks ago