Alternatives and similar repositories for virgo

Users that are interested in virgo are comparing it to the libraries listed below

• ucb-bar / radiance

  View on GitHub
  A Heterogeneous GPU Platform for Chipyard SoC
  ☆42Updated this week
• zlagpacan / LOROF

  View on GitHub
  Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU
  ☆15Updated this week
• yhinai / TensorGPGPU

  View on GitHub
  RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…
  ☆21Apr 25, 2025Updated 9 months ago
• VCA-EPFL / FSA

  View on GitHub
  FSA: Fusing FlashAttention within a Single Systolic Array
  ☆87Aug 12, 2025Updated 6 months ago
• euphoric-hardware / rtl-simulation-reading

  View on GitHub
  ☆18Jan 2, 2026Updated last month
• ucb-bar / saturn-vectors

  View on GitHub
  Chisel RISC-V Vector 1.0 Implementation
  ☆133Oct 4, 2025Updated 4 months ago
• OpenXiangShan / XSAI

  View on GitHub
  A fork of Xiangshan for AI
  ☆36Feb 6, 2026Updated last week
• AlessandroCilardo / NaplesPU

  View on GitHub
  The official NaplesPU hardware code repository
  ☆22Jul 27, 2019Updated 6 years ago
• pulp-platform / ace

  View on GitHub
  ☆20Dec 19, 2025Updated last month
• jiegec / cpu

  View on GitHub
  Microarchitecture diagrams of several CPUs
  ☆47Updated this week
• wjoeyzhewei / Alpha64_R10000_Superscalar_Processor

  View on GitHub
  Alpha64 R10000 Two-Way Superscalar Processor
  ☆11May 6, 2019Updated 6 years ago
• ByeBeihai / Polaris

  View on GitHub
  RISC-V SIMD Superscalar Dual-Issue Processor
  ☆27Apr 24, 2025Updated 9 months ago
• ConvolutedDog / gpgpu-sim-comments

  View on GitHub
  GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。
  ☆28Dec 18, 2024Updated last year
• riscv-stc / riscv-matrix-spec

  View on GitHub
  RISC-V Matrix Specification
  ☆23Dec 2, 2024Updated last year
• kelvin0207 / SparSynergy

  View on GitHub
  Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…
  ☆22Mar 29, 2025Updated 10 months ago
• ucb-bar / ucie

  View on GitHub
  An open-source UCIe implementation
  ☆82Updated this week
• chipsalliance / systemc-compiler

  View on GitHub
  Intel Compiler for SystemC
  ☆27Jun 1, 2023Updated 2 years ago
• inferablejump / bagpype

  View on GitHub
  ☆15Dec 9, 2025Updated 2 months ago
• FlyGoat / cpu_gs132

  View on GitHub
  Verilog code of Loongson's GS132 core
  ☆12Dec 19, 2019Updated 6 years ago
• yonsei-hpcp / gcom

  View on GitHub
  ☆13May 8, 2025Updated 9 months ago
• ryanmacdonald / Ray-Tracing-GPU

  View on GitHub
  RTL implementation of a ray-tracing GPU
  ☆15Dec 18, 2012Updated 13 years ago
• yu-yake2002 / ysyx-docker

  View on GitHub
  A docker image for One Student One Chip's debug exam
  ☆10Sep 22, 2023Updated 2 years ago
• pulp-platform / redmule

  View on GitHub
  ☆90Feb 4, 2026Updated last week
• RISMicroDevices / CHIron

  View on GitHub
  Open-source AMBA CHI infrastructures (supporting Issue B, E.b)
  ☆33Feb 3, 2026Updated last week
• bsc-loca / mmu

  View on GitHub
  ☆15May 13, 2025Updated 9 months ago
• antmicro / astsee

  View on GitHub
  ☆15Dec 17, 2025Updated last month
• ucb-bar / Baremetal-IDE

  View on GitHub
  A submodule of Chipyard https://github.com/ucb-bar/chipyard
  ☆20Oct 22, 2025Updated 3 months ago
• AWB-Tools / awb

  View on GitHub
  Architect's workbench
  ☆10May 5, 2016Updated 9 years ago
• Purdue-SoCET / atalla

  View on GitHub
  Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.
  ☆24Updated this week
• kiclu / rv6

  View on GitHub
  Pipelined 64-bit RISC-V core
  ☆15Mar 7, 2024Updated last year
• jiegec / chisel-memory-lower

  View on GitHub
  Lower chisel memories to SRAM macros
  ☆13Mar 25, 2024Updated last year
• AlSaqr-platform / he-soc

  View on GitHub
  ☆32Jan 21, 2026Updated 3 weeks ago
• pulp-platform / neureka

  View on GitHub
  2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters
  ☆30Jan 29, 2026Updated 2 weeks ago
• jiegec / rocket-chip-vcu128

  View on GitHub
  Run Rocket Chip on VCU128
  ☆30Oct 21, 2025Updated 3 months ago
• sequencer / arithmetic

  View on GitHub
  ☆33Mar 20, 2025Updated 10 months ago
• parsa-epfl / flexus

  View on GitHub
  Contains the code for the Flexus cycle-accurate simulator, used in QFlex.
  ☆14Feb 4, 2026Updated last week
• BakrN / vortex

  View on GitHub
  ☆16Mar 8, 2025Updated 11 months ago
• arkhadem / DX100

  View on GitHub
  Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper
  ☆16Nov 6, 2025Updated 3 months ago
• jiegec / fpu-wrappers

  View on GitHub
  Wrappers for open source FPU hardware implementations.
  ☆37Nov 27, 2025Updated 2 months ago