Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC
☆56Jan 20, 2026Updated 4 months ago
Alternatives and similar repositories for virgo
Users that are interested in virgo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Updated this week
- A Heterogeneous GPU Platform for AI and Neural Graphics☆56May 6, 2026Updated 2 weeks ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆23Apr 25, 2025Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆112Apr 15, 2026Updated last month
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆47Apr 9, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- Chisel RISC-V Vector 1.0 Implementation☆146Apr 23, 2026Updated last month
- ☆19Jan 2, 2026Updated 4 months ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Apr 28, 2026Updated 3 weeks ago
- Intel Compiler for SystemC☆29Jun 1, 2023Updated 2 years ago
- Efficient and Scalable Estimation of Tool Representations in Vector Space☆29Sep 5, 2024Updated last year
- ☆23Mar 27, 2026Updated last month
- ☆15Dec 9, 2025Updated 5 months ago
- Microarchitecture diagrams of several CPUs☆49May 9, 2026Updated 2 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆32Jan 29, 2026Updated 3 months ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 5 months ago
- RISC-V Matrix Specification☆26Dec 2, 2024Updated last year
- RISC-V SIMD Superscalar Dual-Issue Processor☆30Apr 24, 2025Updated last year
- An open-source UCIe implementation☆103May 8, 2026Updated 2 weeks ago
- Architect's workbench☆10May 5, 2016Updated 10 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 4 months ago
- ☆32May 7, 2026Updated 2 weeks ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- The official NaplesPU hardware code repository☆24Jul 27, 2019Updated 6 years ago
- A fork of Xiangshan for AI