Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC
☆62Jan 20, 2026Updated 8 months ago
Alternatives and similar repositories for virgo
Users that are interested in virgo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Heterogeneous GPU Platform for AI and Neural Graphics☆68Sep 17, 2026Updated last week
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆25Apr 25, 2025Updated last year
- Efficient and Scalable Estimation of Tool Representations in Vector Space☆32Sep 5, 2024Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆158Sep 3, 2026Updated 3 weeks ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆48Sep 9, 2026Updated 2 weeks ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆18Mar 11, 2026Updated 6 months ago
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆21Apr 12, 2026Updated 5 months ago
- An open-source UCIe implementation developed at UC Berkeley.☆21Jul 8, 2024Updated 2 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆55Mar 24, 2024Updated 2 years ago
- Simulator code of the paper "Dissecting and Modeling the Architecture of Modern GPU Cores"☆112Oct 15, 2025Updated 11 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆36Feb 20, 2024Updated 2 years ago
- ☆21Jan 13, 2026Updated 8 months ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆29Updated this week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An open-source UCIe implementation☆128Updated this week
- Autocomp: Optimize any AI kernel, anywhere.☆148Jul 11, 2026Updated 2 months ago
- ☆14Aug 31, 2025Updated last year
- ☆13Jan 7, 2025Updated last year
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆26Aug 29, 2026Updated 3 weeks ago
- Berkeley's Spatial Array Generator☆1,481Updated this week
- RTL implementation of a ray-tracing GPU☆17Dec 18, 2012Updated 13 years ago
- This is a brand new implement of GPGPU called Koala GPU which will be compatible with NV GPU micro architecture starting from fermi. It s…☆18May 31, 2026Updated 3 months ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated last month
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- ☆37Mar 20, 2025Updated last year
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- The open-sourced version of BOOM-Explorer☆51May 31, 2023Updated 3 years ago
- ☆20Jan 2, 2026Updated 8 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆955Aug 18, 2026Updated last month
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated 2 years ago
- ☆16Dec 11, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Intel Compiler for SystemC☆31Jun 1, 2023Updated 3 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- A fork of Xiangshan for AI☆57Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,395Updated this week
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆212Jan 8, 2026Updated 8 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆200Apr 15, 2026Updated 5 months ago
- A Rocket-based RISC-V superscalar in-order core☆42Aug 31, 2026Updated 3 weeks ago