ucb-bar / virgoLinks
Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC
☆41Updated 4 months ago
Alternatives and similar repositories for virgo
Users that are interested in virgo are comparing it to the libraries listed below
Sorting:
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 2 weeks ago
- ☆101Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆53Updated 2 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆78Updated 6 years ago
- A Heterogeneous GPU Platform for Chipyard SoC☆23Updated last week
- ☆47Updated 9 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆71Updated last year
- ☆32Updated 11 months ago
- RISC-V Matrix Specification☆22Updated 10 months ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆48Updated 3 weeks ago
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆75Updated last month
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- A hardware synthesis framework with multi-level paradigm☆41Updated 9 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- A Toy-Purpose TPU Simulator☆19Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆29Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- ☆65Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆65Updated 10 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago