Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC
☆49Jan 20, 2026Updated last month
Alternatives and similar repositories for virgo
Users that are interested in virgo are comparing it to the libraries listed below
Sorting:
- A Heterogeneous GPU Platform for Chipyard SoC☆44Updated this week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆92Updated this week
- ☆19Jan 2, 2026Updated 2 months ago
- Chisel RISC-V Vector 1.0 Implementation☆136Feb 25, 2026Updated last week
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- A fork of Xiangshan for AI☆36Updated this week
- ☆21Feb 20, 2026Updated last week
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆46Apr 9, 2025Updated 10 months ago
- Microarchitecture diagrams of several CPUs☆47Updated this week
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆22Mar 29, 2025Updated 11 months ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆28Apr 24, 2025Updated 10 months ago
- RISC-V Matrix Specification☆23Dec 2, 2024Updated last year
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- An open-source UCIe implementation☆83Updated this week
- ☆13May 8, 2025Updated 9 months ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- ☆15Dec 9, 2025Updated 2 months ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- ☆93Feb 24, 2026Updated last week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆34Updated this week
- Intel Compiler for SystemC☆29Jun 1, 2023Updated 2 years ago
- ☆18May 13, 2025Updated 9 months ago
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated last year
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Updated this week
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- Architect's workbench☆10May 5, 2016Updated 9 years ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Oct 22, 2025Updated 4 months ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆30Jan 29, 2026Updated last month
- ☆32Jan 21, 2026Updated last month
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 4 months ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Feb 25, 2026Updated last week
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆17Nov 6, 2025Updated 3 months ago
- ☆17Mar 8, 2025Updated 11 months ago
- ☆33Mar 20, 2025Updated 11 months ago