ucb-bar / virgo
Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC
☆26Updated last month
Alternatives and similar repositories for virgo:
Users that are interested in virgo are comparing it to the libraries listed below
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆26Updated last week
- ☆91Updated last year
- ☆40Updated 3 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆15Updated 5 months ago
- ☆30Updated last month
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆65Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆64Updated 10 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 6 months ago
- EQueue Dialect☆40Updated 3 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆27Updated 3 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 3 weeks ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆43Updated 3 weeks ago
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- ☆14Updated last month
- ☆28Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆38Updated 3 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆34Updated 4 months ago
- ☆25Updated last year
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 10 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago