Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC
☆57Jan 20, 2026Updated 6 months ago
Alternatives and similar repositories for virgo
Users that are interested in virgo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Heterogeneous GPU Platform for AI and Neural Graphics☆67Updated this week
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆25Apr 25, 2025Updated last year
- Efficient and Scalable Estimation of Tool Representations in Vector Space☆32Sep 5, 2024Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆155Jul 14, 2026Updated last month
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆47Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆18Mar 11, 2026Updated 5 months ago
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆21Apr 12, 2026Updated 4 months ago
- An open-source UCIe implementation developed at UC Berkeley.☆20Jul 8, 2024Updated 2 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆54Mar 24, 2024Updated 2 years ago
- Simulator code of the paper "Dissecting and Modeling the Architecture of Modern GPU Cores"☆109Oct 15, 2025Updated 10 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆35Feb 20, 2024Updated 2 years ago
- ☆19Jan 13, 2026Updated 7 months ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆27Aug 7, 2026Updated last week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An open-source UCIe implementation☆124Jul 14, 2026Updated last month
- Autocomp: Optimize any AI kernel, anywhere.☆147Jul 11, 2026Updated last month
- ☆14Aug 31, 2025Updated 11 months ago
- ☆13Jan 7, 2025Updated last year
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆26Mar 29, 2025Updated last year
- Berkeley's Spatial Array Generator☆1,427Jun 30, 2026Updated last month
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- This is a brand new implement of GPGPU called Koala GPU which will be compatible with NV GPU micro architecture starting from fermi. It s…☆18May 31, 2026Updated 2 months ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Updated this week
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- ☆37Mar 20, 2025Updated last year
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- The open-sourced version of BOOM-Explorer☆51May 31, 2023Updated 3 years ago
- ☆20Jan 2, 2026Updated 7 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆937Updated this week
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- A fork of Xiangshan for AI☆56Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆16Dec 11, 2022Updated 3 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- Intel Compiler for SystemC☆30Jun 1, 2023Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,355Jul 29, 2026Updated 2 weeks ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆210Jan 8, 2026Updated 7 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆192Apr 15, 2026Updated 4 months ago
- A Rocket-based RISC-V superscalar in-order core☆42Jul 12, 2026Updated last month