ucb-bar / virgoLinks
Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC
☆36Updated last month
Alternatives and similar repositories for virgo
Users that are interested in virgo are comparing it to the libraries listed below
Sorting:
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆32Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆76Updated 6 years ago
- ☆92Updated last year
- ☆44Updated 6 months ago
- ☆33Updated 4 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆32Updated this week
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- RISC-V Matrix Specification☆22Updated 8 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated last year
- A DSL for Systolic Arrays☆80Updated 6 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆107Updated 2 years ago
- MAPLE's hardware-software co-design allows programs to perform long-latency memory accesses asynchronously from the core, avoiding pipeli…☆21Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆72Updated 10 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- upstream: https://github.com/RALC88/gem5☆32Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆40Updated 6 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 7 months ago
- gem5 FS模式实验手册☆43Updated 2 years ago
- Pure digital components of a UCIe controller☆66Updated 3 weeks ago
- ☆30Updated 8 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- ordspecsim: The Swarm architecture simulator☆25Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆60Updated 7 months ago