ucb-bar / virgoLinks
Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC
☆47Updated 6 months ago
Alternatives and similar repositories for virgo
Users that are interested in virgo are comparing it to the libraries listed below
Sorting:
- A Heterogeneous GPU Platform for Chipyard SoC☆40Updated this week
- FSA: Fusing FlashAttention within a Single Systolic Array☆82Updated 4 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆81Updated 6 years ago
- ☆52Updated 11 months ago
- ☆108Updated last year
- ☆41Updated 9 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last week
- RISC-V Matrix Specification☆24Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆45Updated last year
- A DSL for Systolic Arrays☆83Updated 7 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- ☆36Updated 4 years ago
- ☆32Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- ☆62Updated 3 weeks ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- An open-source UCIe controller implementation☆80Updated last week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- A hardware synthesis framework with multi-level paradigm☆43Updated 11 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆67Updated last week
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆73Updated last year
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 6 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- ☆90Updated last week