A submodule of Chipyard https://github.com/ucb-bar/chipyard
☆21Apr 28, 2026Updated 3 months ago
Alternatives and similar repositories for Baremetal-IDE
Users that are interested in Baremetal-IDE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Dec 9, 2025Updated 7 months ago
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆49Sep 1, 2025Updated 10 months ago
- Chisel RISC-V Vector 1.0 Implementation☆153Jul 14, 2026Updated 2 weeks ago
- ☆18Mar 11, 2026Updated 4 months ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆65Jun 22, 2026Updated last month
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A configurable SRAM generator☆66Jun 28, 2026Updated last month
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆47Jul 8, 2026Updated 2 weeks ago
- ☆16Aug 26, 2025Updated 11 months ago
- ☆20Jan 2, 2026Updated 6 months ago
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆19Jun 4, 2026Updated last month
- A Rocket-based RISC-V superscalar in-order core☆42Jul 12, 2026Updated 2 weeks ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆91Mar 17, 2026Updated 4 months ago
- MLIR-in as a compiler stack for ucb-bar☆18Updated this week
- Graphical intuition to MOSFET square-law☆12Jan 5, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- An RTL generator for a last-level shared inclusive TileLink cache controller☆25Updated this week
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆65Jun 27, 2025Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆324Jul 13, 2026Updated 2 weeks ago
- An open framework for designing and deploying custom AI-driven HW/SW co-design flows fast☆50Updated this week
- ☆17Sep 15, 2023Updated 2 years ago
- 21st century electronic design automation tools, written in Rust.☆37Jul 21, 2026Updated last week
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆61Oct 27, 2024Updated last year
- A programming language for writing constraint-based integrated circuit layout generators☆17Jun 17, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 10 years ago
- ☆14Aug 31, 2025Updated 10 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆171May 26, 2025Updated last year
- ☆10Jul 16, 2026Updated last week
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆27Jan 11, 2019Updated 7 years ago
- SKY130 SRAM macros generated by SRAM 22☆22May 7, 2026Updated 2 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,344Updated this week
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆86Aug 28, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆132Mar 6, 2026Updated 4 months ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆42Mar 7, 2025Updated last year
- PYNQ with Chisel and Rust☆26Jan 2, 2018Updated 8 years ago
- An open-source UCIe implementation☆123Jul 14, 2026Updated 2 weeks ago
- ☆10Apr 4, 2024Updated 2 years ago
- A TCP implementation over a tun device☆14Updated this week
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago