A submodule of Chipyard https://github.com/ucb-bar/chipyard
☆21Apr 28, 2026Updated 4 months ago
Alternatives and similar repositories for Baremetal-IDE
Users that are interested in Baremetal-IDE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Dec 9, 2025Updated 8 months ago
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆48Sep 1, 2025Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆157Updated this week
- ☆18Mar 11, 2026Updated 5 months ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆67Aug 13, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A configurable SRAM generator☆69Aug 19, 2026Updated 2 weeks ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆47Updated this week
- ☆16Aug 26, 2025Updated last year
- ☆20Jan 2, 2026Updated 8 months ago
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆19Jun 4, 2026Updated 3 months ago
- A Rocket-based RISC-V superscalar in-order core☆42Updated this week
- MLIR-in as a compiler stack for ucb-bar☆19Updated this week
- Graphical intuition to MOSFET square-law☆12Jan 5, 2021Updated 5 years ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆25Aug 8, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆65Jun 27, 2025Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆325Aug 7, 2026Updated 3 weeks ago
- ☆17Sep 15, 2023Updated 2 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆62Oct 27, 2024Updated last year
- A programming language for writing constraint-based integrated circuit layout generators☆17Updated this week
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 10 years ago
- ☆14Aug 31, 2025Updated last year
- ☆10Aug 13, 2026Updated 3 weeks ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆27Jan 11, 2019Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- SKY130 SRAM macros generated by SRAM 22☆26May 7, 2026Updated 4 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,379Aug 19, 2026Updated 2 weeks ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆86Aug 28, 2023Updated 3 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆132Mar 6, 2026Updated 6 months ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆42Mar 7, 2025Updated last year
- PYNQ with Chisel and Rust☆26Jan 2, 2018Updated 8 years ago
- An open-source UCIe implementation☆125Updated this week
- Architect's workbench☆11May 5, 2016Updated 10 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆10Apr 4, 2024Updated 2 years ago
- A TCP implementation over a tun device☆14Jul 25, 2026Updated last month
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆15Aug 30, 2023Updated 3 years ago
- Data analysis tool for splatoon stats downloaded with: https://github.com/frozenpandaman/s3s☆10Sep 17, 2024Updated last year
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,039Updated this week
- Weight Agnostic Neural Networks (in Python)☆18Jun 17, 2019Updated 7 years ago