ucb-bar / Baremetal-IDELinks
A submodule of Chipyard https://github.com/ucb-bar/chipyard
☆20Updated 3 months ago
Alternatives and similar repositories for Baremetal-IDE
Users that are interested in Baremetal-IDE are comparing it to the libraries listed below
Sorting:
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆61Updated 7 months ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Chisel RISC-V Vector 1.0 Implementation☆129Updated 3 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆122Updated 2 weeks ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆118Updated 2 months ago
- ☆90Updated last month
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- CGRA framework with vectorization support.☆43Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- Next generation CGRA generator☆118Updated last week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated 3 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Vector processor for RISC-V vector ISA☆136Updated 5 years ago
- A template for developing custom FIRRTL transforms☆10Updated 6 years ago
- ☆62Updated this week
- A DSL for Systolic Arrays☆83Updated 7 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- An open-source UCIe implementation☆82Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆194Updated 4 months ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆55Updated last year
- ☆15Updated 4 years ago
- A Chisel RTL generator for network-on-chip interconnects☆225Updated 2 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Updated last week
- Chisel Cheatsheet☆34Updated 2 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago