A submodule of Chipyard https://github.com/ucb-bar/chipyard
☆21Oct 10, 2026Updated last week
Alternatives and similar repositories for Baremetal-IDE
Users that are interested in Baremetal-IDE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Sep 30, 2026Updated 2 weeks ago
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆49Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆158Updated this week
- ☆18Mar 11, 2026Updated 7 months ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆69Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A configurable SRAM generator☆72Oct 9, 2026Updated last week
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆48Sep 9, 2026Updated last month
- ☆17Aug 26, 2025Updated last year
- ☆20Oct 2, 2026Updated 2 weeks ago
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆19Jun 4, 2026Updated 4 months ago
- A Rocket-based RISC-V superscalar in-order core☆42Aug 31, 2026Updated last month
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆93Updated this week
- A simple version of the MAX Object Detector Web App rewritten in python for use in the MAX tutorial☆10Mar 31, 2021Updated 5 years ago
- MLIR-in as a compiler stack for ucb-bar☆21Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Graphical intuition to MOSFET square-law☆12Jan 5, 2021Updated 5 years ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆26Aug 8, 2026Updated 2 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆66Jun 27, 2025Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆328Aug 7, 2026Updated 2 months ago
- An open framework for designing and deploying custom AI-driven HW/SW co-design flows fast☆110Updated this week
- ☆17Sep 15, 2023Updated 3 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆63Oct 27, 2024Updated last year
- A programming language for writing constraint-based integrated circuit layout generators☆17Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 10 years ago
- ☆14Aug 31, 2025Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆177May 26, 2025Updated last year
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆28Jan 11, 2019Updated 7 years ago
- SKY130 SRAM macros generated by SRAM 22☆26Sep 24, 2026Updated 3 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,421Updated this week
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆87Aug 28, 2023Updated 3 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆132Mar 6, 2026Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PYNQ with Chisel and Rust☆26Jan 2, 2018Updated 8 years ago
- An open-source UCIe implementation☆135Updated this week
- Architect's workbench☆11May 5, 2016Updated 10 years ago
- ☆10Apr 4, 2024Updated 2 years ago
- A TCP implementation over a tun device☆15Jul 25, 2026Updated 2 months ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago