ByeBeihai / PolarisLinks
RISC-V SIMD Superscalar Dual-Issue Processor
☆26Updated 5 months ago
Alternatives and similar repositories for Polaris
Users that are interested in Polaris are comparing it to the libraries listed below
Sorting:
- Chisel implementation of Neural Processing Unit for System on the Chip☆23Updated last month
- ☆49Updated 5 months ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆59Updated last year
- Advanced Architecture Labs with CVA6☆68Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- ☆54Updated 6 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- ☆18Updated 2 years ago
- ☆36Updated 6 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆23Updated last week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆52Updated 3 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆20Updated 4 months ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆38Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- RISC-V Matrix Specification☆22Updated 10 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- matrix-coprocessor for RISC-V☆19Updated 5 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆15Updated 5 months ago
- eyeriss-chisel3☆41Updated 3 years ago
- ☆76Updated last week
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated this week
- A simple, scalable, source-synchronous, all-digital DDR link☆30Updated 3 months ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆10Updated 2 years ago
- For CPU experiment☆12Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago