☆15Dec 9, 2025Updated 8 months ago
Alternatives and similar repositories for bagpype
Users that are interested in bagpype are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Mar 11, 2026Updated 5 months ago
- 21st century electronic design automation tools, written in Rust.☆37Aug 26, 2026Updated last week
- ☆16Jan 25, 2026Updated 7 months ago
- A programming language for writing constraint-based integrated circuit layout generators☆17Updated this week
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆47Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆15Aug 30, 2023Updated 3 years ago
- ☆20Jan 2, 2026Updated 8 months ago
- ☆14Aug 31, 2025Updated last year
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 7 months ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Apr 28, 2026Updated 4 months ago
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆49Sep 1, 2025Updated last year
- Native Rust implementation of the FST waveform format from GTKWave.☆15Aug 24, 2026Updated last week
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆143Aug 23, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Analyze experimental data with Programming by Navigation☆17Aug 13, 2026Updated 3 weeks ago
- Chisel RISC-V Vector 1.0 Implementation☆157Updated this week
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 7 months ago
- Website for CS 265☆34Dec 27, 2024Updated last year
- Yosys RTLIL dialect for MLIR☆24Jun 12, 2025Updated last year
- All the tools you need to reproduce the CellIFT paper experiments☆24Feb 11, 2025Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆77Updated this week
- ☆12May 20, 2021Updated 5 years ago
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆11Jan 11, 2021Updated 5 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 3 years ago
- Graphical intuition to MOSFET square-law☆12Jan 5, 2021Updated 5 years ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆67Aug 13, 2026Updated 3 weeks ago
- ☆13Apr 25, 2025Updated last year
- RTLMeter benchmark suite☆32Updated this week
- Example code for an MMIO plugin for Spike, the RISC-V ISA simulator.☆12Aug 29, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Rust bindings for CIRCT☆18Apr 20, 2024Updated 2 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆115Updated this week
- Texas Instruments fork of the Connectivity Standards Alliance connectedhomeip repository☆15Aug 13, 2026Updated 3 weeks ago
- A stream to RTL compiler based on MLIR and CIRCT☆17Nov 15, 2022Updated 3 years ago
- ☆16Aug 26, 2025Updated last year
- ☆18Jul 12, 2024Updated 2 years ago
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 7 months ago