Alternatives and similar repositories for bagpype

Users that are interested in bagpype are comparing it to the libraries listed below

• abs-tudelft / Tydi-Chisel
  ☆18Updated 6 months ago
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang parser and library.
  ☆21Updated this week
• j-marjanovic / chisel-bfm-tester
  BFM Tester for Chisel HDL
  ☆14Updated 3 years ago
• IBM / chiffre
  A fault-injection framework using Chisel and FIRRTL
  ☆37Updated this week
• TsaiAnson / verif
  ☆12Updated 4 years ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆31Updated last week
• chipsalliance / systemc-compiler
  Intel Compiler for SystemC
  ☆24Updated 2 years ago
• Lampro-Mellon / Quasar
  Quasar 2.0: Chisel equivalent of SweRV-EL2
  ☆30Updated 4 years ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆46Updated 2 weeks ago
• rahulk29 / sram22
  A configurable SRAM generator
  ☆54Updated last month
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆21Updated 6 months ago
• YosysHQ-GmbH / SVA-AXI4-FVIP
  YosysHQ SVA AXI Properties
  ☆42Updated 2 years ago
• RISMicroDevices / CHIron
  Open-source AMBA CHI infrastructures (supporting Issue B, E.b)
  ☆23Updated last week
• sequencer / arithmetic
  ☆33Updated 6 months ago
• chipsalliance / espresso
  ☆40Updated 3 months ago
• chipsalliance / diplomacy
  ☆21Updated 6 months ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆65Updated 10 months ago
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆30Updated last month
• Dinistro / circt-stream
  A stream to RTL compiler based on MLIR and CIRCT
  ☆15Updated 2 years ago
• Kuree / hgdb
  Hardware generator debugger
  ☆76Updated last year
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆35Updated 4 months ago
• euphoric-hardware / rtl-simulation-reading
  ☆17Updated 3 months ago
• CTSRD-CHERI / SIMTight
  Synthesisable SIMT-style RISC-V GPGPU
  ☆41Updated 2 months ago
• euphoric-hardware / simcommand
  SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.
  ☆14Updated 2 years ago
• pku-liang / Cement
  The Next-gen Language & Compiler Powering Efficient Hardware Design
  ☆29Updated 8 months ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆46Updated 2 months ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆63Updated last week
• chick / visualizer
  Provides dot visualizations of chisel/firrtl circuites
  ☆13Updated 6 years ago
• rameloni / tywaves-chisel
  A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…
  ☆49Updated 10 months ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆116Updated 3 years ago