inferablejump / bagpypeLinks
☆15Updated last month
Alternatives and similar repositories for bagpype
Users that are interested in bagpype are comparing it to the libraries listed below
Sorting:
- ☆18Updated 6 months ago
- A SystemVerilog language server based on the Slang parser and library.☆21Updated this week
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated this week
- ☆12Updated 4 years ago
- 21st century electronic design automation tools, written in Rust.☆31Updated last week
- Intel Compiler for SystemC☆24Updated 2 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- Equivalence checking with Yosys☆46Updated 2 weeks ago
- A configurable SRAM generator☆54Updated last month
- The 'missing header' for Chisel☆21Updated 6 months ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆23Updated last week
- ☆33Updated 6 months ago
- ☆40Updated 3 months ago
- ☆21Updated 6 months ago
- For contributions of Chisel IP to the chisel community.☆65Updated 10 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆30Updated last month
- A stream to RTL compiler based on MLIR and CIRCT☆15Updated 2 years ago
- Hardware generator debugger☆76Updated last year
- A Rocket-based RISC-V superscalar in-order core☆35Updated 4 months ago
- ☆17Updated 3 months ago
- Synthesisable SIMT-style RISC-V GPGPU☆41Updated 2 months ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 8 months ago
- A Hardware Pipeline Description Language☆46Updated 2 months ago
- The specification for the FIRRTL language☆63Updated last week
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆49Updated 10 months ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago