☆15Dec 9, 2025Updated 2 months ago
Alternatives and similar repositories for bagpype
Users that are interested in bagpype are comparing it to the libraries listed below
Sorting:
- 21st century electronic design automation tools, written in Rust.☆36Feb 23, 2026Updated last week
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆46Apr 9, 2025Updated 10 months ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- ☆16Jan 25, 2026Updated last month
- Native Rust implementation of the FST waveform format from GTKWave.☆13Jan 20, 2026Updated last month
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆108Feb 11, 2026Updated 3 weeks ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Chisel RISC-V Vector 1.0 Implementation☆133Feb 25, 2026Updated last week
- ☆20Updated this week
- Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)☆28Sep 8, 2025Updated 5 months ago
- ☆19Jan 2, 2026Updated 2 months ago
- All the tools you need to reproduce the CellIFT paper experiments☆24Feb 11, 2025Updated last year
- This upload contains the artifacts for the paper "SLAP: Data Speculation Attacks via Load Address Prediction on Apple Silicon", to appear…☆22Jan 26, 2025Updated last year
- ☆20Feb 9, 2020Updated 6 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆33Apr 13, 2021Updated 4 years ago
- A feature complete bibtex parser using nom☆25Dec 22, 2025Updated 2 months ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆92Feb 20, 2026Updated last week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆34Updated this week
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- An OpenSource Boundary Scan Test System (JTAG / IEEE1149.x)☆34May 5, 2025Updated 9 months ago
- An open-source UCIe implementation☆83Updated this week
- Example for running IREE in a bare-metal Arm environment.☆40Feb 24, 2026Updated last week
- RV64GC Linux Capable RISC-V Core☆53Oct 20, 2025Updated 4 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆49Jan 20, 2026Updated last month
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Feb 6, 2020Updated 6 years ago
- Website for CS 265☆33Dec 27, 2024Updated last year
- Vortex Graphics☆92Oct 2, 2024Updated last year
- Luthier, a GPU binary instrumentation tool for AMD GPUs☆27Feb 21, 2026Updated last week
- RISC-V Architecture Profiles☆175Feb 18, 2026Updated 2 weeks ago
- ESPTool for Node.js, based on esptool.py☆10Aug 12, 2015Updated 10 years ago
- Graphical intuition to MOSFET square-law☆11Jan 5, 2021Updated 5 years ago
- Analyze experimental data with Programming by Navigation☆17Feb 24, 2026Updated last week
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆45Sep 1, 2025Updated 6 months ago
- Pure C inference for the GTE Small embedding model☆103Jan 21, 2026Updated last month
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆50Jan 2, 2025Updated last year
- FSM (Finite State Machine) tools for Verilog HDL.☆13Dec 19, 2022Updated 3 years ago