☆15Sep 30, 2026Updated last month
Alternatives and similar repositories for bagpype
Users that are interested in bagpype are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Mar 11, 2026Updated 7 months ago
- Very tiny embeddable Tcl-like language in safe Rust☆12Feb 13, 2025Updated last year
- 21st century electronic design automation tools, written in Rust.☆37Oct 13, 2026Updated 3 weeks ago
- A programming language for writing constraint-based integrated circuit layout generators☆17Updated this week
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆49Oct 23, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆16Jan 25, 2026Updated 9 months ago
- ☆20Oct 2, 2026Updated last month
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago
- ☆14Aug 31, 2025Updated last year
- FPGA synthesis tool powered by equality saturation and program synthesis.☆16Jan 9, 2026Updated 9 months ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Oct 10, 2026Updated 3 weeks ago
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆49Oct 12, 2026Updated 3 weeks ago
- ☆17Jul 1, 2025Updated last year
- New implementation of protocols☆15Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Native Rust implementation of the FST waveform format from GTKWave.☆15Oct 13, 2026Updated 2 weeks ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆148Oct 25, 2026Updated last week
- Use Programming by Navigation for bioinformatics, compiler scheduling, and more!☆18Oct 24, 2026Updated last week
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated 3 months ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 5 years ago
- Chisel RISC-V Vector 1.0 Implementation☆159Oct 25, 2026Updated last week
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Website for CS 265☆34Dec 27, 2024Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆40Oct 8, 2026Updated 3 weeks ago
- ☆14May 7, 2026Updated 5 months ago
- benchmarks for hls equivalence checking☆11Nov 22, 2022Updated 3 years ago
- ☆12Updated this week
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- ☆14Aug 17, 2026Updated 2 months ago
- Artifacts for "vCXLGen: Automated Synthesis and Verification of CXL Bridges for Heterogeneous Architectures", ASPLOS'26☆13Dec 22, 2025Updated 10 months ago
- FastPoly: An Efficient Polynomial Package for the Verification of Integer Arithmetic Circuits☆14Aug 5, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 5 months ago
- All the tools you need to reproduce the CellIFT paper experiments☆23Feb 11, 2025Updated last year
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆81Oct 13, 2026Updated 3 weeks ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 3 years ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- Logic circuit analysis and optimization☆53Feb 2, 2026Updated 9 months ago
- Graphical intuition to MOSFET square-law☆12Jan 5, 2021Updated 5 years ago