inferablejump / bagpypeLinks
☆15Updated 2 months ago
Alternatives and similar repositories for bagpype
Users that are interested in bagpype are comparing it to the libraries listed below
Sorting:
- ☆18Updated last month
- ☆12Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆31Updated 2 months ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆31Updated 4 years ago
- Intel Compiler for SystemC☆25Updated 2 years ago
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- Equivalence checking with Yosys☆51Updated 3 weeks ago
- A configurable SRAM generator☆56Updated 2 months ago
- A SystemVerilog language server based on the Slang library.☆53Updated last week
- A Heterogeneous GPU Platform for Chipyard SoC☆35Updated this week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆27Updated this week
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆18Updated 5 months ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆15Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆67Updated 11 months ago
- 21st century electronic design automation tools, written in Rust.☆31Updated last week
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- ☆33Updated 7 months ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- ☆20Updated last year
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- ☆41Updated 4 months ago
- design and verification of asynchronous circuits☆41Updated 3 weeks ago
- ☆20Updated 5 years ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 3 weeks ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated this week
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆20Updated 5 months ago
- ☆47Updated 9 months ago