euphoric-hardware / simcommand
SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.
☆14Updated last year
Alternatives and similar repositories for simcommand:
Users that are interested in simcommand are comparing it to the libraries listed below
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆20Updated 2 months ago
- ☆17Updated 9 months ago
- ☆17Updated 8 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- Fast Symbolic Repair of Hardware Design Code☆22Updated 2 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- CoreIR Symbolic Analyzer☆64Updated 4 years ago
- ☆11Updated 3 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- A fault-injection framework using Chisel and FIRRTL☆34Updated 2 years ago
- ☆23Updated 4 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆32Updated 3 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆27Updated last month
- BTOR2 MLIR project☆25Updated last year
- Fluid Pipelines☆11Updated 6 years ago
- A hardware synthesis framework with multi-level paradigm☆38Updated 2 months ago
- ILA Model Database☆22Updated 4 years ago
- ☆11Updated 3 years ago
- Hardware Model Checker☆39Updated this week
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 6 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago
- ☆13Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆25Updated 2 months ago
- A Formal Verification Framework for Chisel☆18Updated 11 months ago
- DASS HLS Compiler☆29Updated last year
- Papers, Posters, Presentations, Documentation...☆18Updated last year
- A Rocket-based RISC-V superscalar in-order core☆30Updated this week
- ☆16Updated 4 years ago