SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.
☆14Aug 30, 2023Updated 2 years ago
Alternatives and similar repositories for simcommand
Users that are interested in simcommand are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- compiling DSLs to high-level hardware instructions☆23Nov 8, 2022Updated 3 years ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆31Sep 20, 2019Updated 6 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Apr 21, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆12May 20, 2021Updated 4 years ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆47Apr 9, 2025Updated last year
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆10Jan 11, 2021Updated 5 years ago
- 🔁 elastic circuit toolchain☆33Dec 2, 2024Updated last year
- ☆14Aug 31, 2025Updated 7 months ago
- Example code for an MMIO plugin for Spike, the RISC-V ISA simulator.☆12Aug 29, 2019Updated 6 years ago
- Connecting bv_decide to SMTLIB.☆13Jan 5, 2026Updated 3 months ago
- Fast Symbolic Repair of Hardware Design Code☆36Jan 20, 2025Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆144Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Egraphs Modulo Theories☆18Jun 10, 2025Updated 10 months ago
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆96Updated this week
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- ☆20Jun 12, 2024Updated last year
- (System)Verilog to Chisel translator☆120May 20, 2022Updated 3 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- A configurable SRAM generator☆61Mar 4, 2026Updated last month
- Automatically generate a compiler using equality saturation☆34Apr 3, 2024Updated 2 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆58Oct 27, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- work in progress, playing around with btor2 in rust☆12Apr 9, 2026Updated 3 weeks ago
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 10 years ago
- ☆14Apr 26, 2020Updated 6 years ago
- A Heterogeneous GPU Platform for Chipyard SoC☆50Apr 3, 2026Updated 3 weeks ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆68Apr 12, 2026Updated 2 weeks ago
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated 9 months ago
- ☆42Apr 9, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆37Jan 16, 2025Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆120Nov 10, 2025Updated 5 months ago
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- Architect's workbench☆10May 5, 2016Updated 9 years ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Oct 22, 2025Updated 6 months ago
- A teaching-focused RISC-V CPU design used at UC Davis☆155Feb 5, 2023Updated 3 years ago