SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.
☆15Aug 30, 2023Updated 2 years ago
Alternatives and similar repositories for simcommand
Users that are interested in simcommand are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 6 months ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆17Feb 3, 2026Updated 5 months ago
- Rust bindings for CIRCT☆17Apr 20, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆18Mar 11, 2026Updated 4 months ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- compiling DSLs to high-level hardware instructions☆23Nov 8, 2022Updated 3 years ago
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated last week
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆47Jul 8, 2026Updated last week
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆30Sep 20, 2019Updated 6 years ago
- A fork of Yosys that integrates the CellIFT pass☆14Apr 21, 2026Updated 3 months ago
- ☆12May 20, 2021Updated 5 years ago
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆10Jan 11, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 🔁 elastic circuit toolchain☆33Updated this week
- Partial evaluator for Arm's Architecture Specification Language (ASL)☆17Jun 12, 2026Updated last month
- ☆14Aug 31, 2025Updated 10 months ago
- Connecting bv_decide to SMTLIB.☆15Updated this week
- work in progress, playing around with btor2 in rust☆15Updated this week
- Example code for an MMIO plugin for Spike, the RISC-V ISA simulator.☆12Aug 29, 2019Updated 6 years ago
- Egraphs Modulo Theories☆20Jun 10, 2025Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆153Updated this week
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆98Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The home of the Chisel3 website☆21May 24, 2024Updated 2 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- ☆21Jun 12, 2024Updated 2 years ago
- A configurable SRAM generator☆66Jun 28, 2026Updated 3 weeks ago
- ☆27Dec 4, 2025Updated 7 months ago
- (System)Verilog to Chisel translator☆121May 20, 2022Updated 4 years ago
- design and verification of asynchronous circuits☆51Jul 9, 2026Updated last week
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆61Oct 27, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Automatically generate a compiler using equality saturation☆36Apr 3, 2024Updated 2 years ago
- ☆23Updated this week
- Papers, Posters, Presentations, Documentation...☆20Jan 9, 2024Updated 2 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 10 years ago
- A Hardware Pipeline Description Language☆59Jul 12, 2025Updated last year
- ☆33Nov 2, 2025Updated 8 months ago