Administrative repository for the Attached Matrix Facility Task Group
☆14Dec 11, 2023Updated 2 years ago
Alternatives and similar repositories for attached-matrix-extension
Users that are interested in attached-matrix-extension are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Administrative repository for the Integrated Matrix Extension Task Group☆39Jul 27, 2026Updated last month
- RISC-V Matrix Specification☆27Dec 2, 2024Updated last year
- AI-ML-NLP Task Group☆14Aug 10, 2023Updated 3 years ago
- LibOCXL is an access library which allows the user to implement a userspace driver for an OpenCAPI accelerator.☆13Jul 1, 2024Updated 2 years ago
- RISC-V Integrated Matrix Development Repository☆27Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Scalable Interface for RISC-V ISA Extensions☆26Aug 13, 2026Updated last month
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 2 months ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- Chisel RISC-V Vector 1.0 Implementation☆158Sep 3, 2026Updated 3 weeks ago
- A matrix extension proposal for AI applications under RISC-V architecture☆188Apr 1, 2026Updated 5 months ago
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Aug 18, 2026Updated last month
- Module for LST retrieval from Landsat-8/TIRS imagery based on practical split-window algorithm + covariance-variance ratio (SWCVR) method☆11May 27, 2025Updated last year
- SoC for CQU Dual Issue Machine☆12Sep 20, 2022Updated 4 years ago
- RISCV lock-step checker based on Spike☆16Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Mirror of git://qemu.org/capstone.git☆10Sep 15, 2026Updated last week
- cocotb code library☆13Dec 28, 2020Updated 5 years ago
- This repo hold information on the open-standard OVP APIs☆21Dec 11, 2025Updated 9 months ago
- A place to store information for the tensor discussions and possible specifications.☆24Jun 17, 2026Updated 3 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- ☆26Jun 5, 2026Updated 3 months ago
- MIPS 57条指令五级流水线cpu (verilog实现+详细注释)☆11Jan 11, 2022Updated 4 years ago
- 一个复刻Apple Newsroom的博客网站☆12Nov 7, 2024Updated last year
- ☆20Jan 2, 2026Updated 8 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- Fabric generator and CAD tools graphical frontend☆19Aug 5, 2025Updated last year
- Labs for the Ibex Demo System☆18Nov 18, 2023Updated 2 years ago
- ☆40Mar 6, 2026Updated 6 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Apr 13, 2026Updated 5 months ago
- TPC-CLANG compiler that compiles a TPC C programming language which is used in HabanaLabs Deep-Learning Accelerators☆26Nov 11, 2024Updated last year
- An interconnection networks simulator☆14Jul 7, 2015Updated 11 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- Design files and associated documentation for Sonata PCB, part of the Sunburst Project☆22Apr 1, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- SystemVerilog file list pruner☆19Sep 14, 2026Updated last week
- The purpose of the repo is to support CORE-V Wally architectural verification☆20Nov 11, 2025Updated 10 months ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Aug 23, 2026Updated last month
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆20Mar 26, 2026Updated 5 months ago
- A SapientML plugin of SapientMLGenerator☆11Jul 27, 2026Updated last month
- XuanTie vendor extension Instruction Set spec☆47Sep 7, 2026Updated 2 weeks ago