Administrative repository for the Attached Matrix Facility Task Group
☆14Dec 11, 2023Updated 2 years ago
Alternatives and similar repositories for attached-matrix-extension
Users that are interested in attached-matrix-extension are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Administrative repository for the Integrated Matrix Extension Task Group☆37Jul 27, 2026Updated 2 weeks ago
- RISC-V Matrix Specification☆27Dec 2, 2024Updated last year
- AI-ML-NLP Task Group☆13Aug 10, 2023Updated 3 years ago
- RISC-V Integrated Matrix Development Repository☆26Updated this week
- Scalable Interface for RISC-V ISA Extensions☆26Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated last month
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- Chisel RISC-V Vector 1.0 Implementation☆155Jul 14, 2026Updated last month
- Another|Alternative|Awesome VE Offloading stack using ve-urpc☆16Aug 16, 2023Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆187Apr 1, 2026Updated 4 months ago
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆19Aug 6, 2026Updated last week
- Python bindings for VE Offloading (VEO) for SX-Aurora Vector Engine☆17Dec 27, 2023Updated 2 years ago
- Module for LST retrieval from Landsat-8/TIRS imagery based on practical split-window algorithm + covariance-variance ratio (SWCVR) method☆11May 27, 2025Updated last year
- SoC for CQU Dual Issue Machine☆12Sep 20, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISCV lock-step checker based on Spike☆16Updated this week
- VEDA (VE Driver API)☆22Mar 17, 2026Updated 4 months ago
- Heterogeneous Active Messages C++ library☆21Nov 8, 2019Updated 6 years ago
- Mirror of git://qemu.org/capstone.git☆10Updated this week
- cocotb code library☆13Dec 28, 2020Updated 5 years ago
- This repo hold information on the open-standard OVP APIs☆20Dec 11, 2025Updated 8 months ago
- Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python☆15Feb 3, 2021Updated 5 years ago
- VHDL code generator for AXI4-lite register files☆13May 22, 2024Updated 2 years ago
- A place to store information for the tensor discussions and possible specifications.☆24Jun 17, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- ☆26Jun 5, 2026Updated 2 months ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- AWS F1 Xilinx Developer Labs☆29Jul 3, 2018Updated 8 years ago
- MIPS 57条指令五级流水线cpu (verilog实现+详细注释)☆11Jan 11, 2022Updated 4 years ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated 6 months ago
- ☆21Sep 4, 2025Updated 11 months ago
- umbrella project helps you to build up onnc from scratch☆24Mar 14, 2022Updated 4 years ago
- 一个复刻Apple Newsroom的博客网站☆12Nov 7, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆20Jan 2, 2026Updated 7 months ago
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated last year
- Labs for the Ibex Demo System☆18Nov 18, 2023Updated 2 years ago
- ☆40Mar 6, 2026Updated 5 months ago
- An interconnection networks simulator☆14Jul 7, 2015Updated 11 years ago
- TPC-CLANG compiler that compiles a TPC C programming language which is used in HabanaLabs Deep-Learning Accelerators☆26Nov 11, 2024Updated last year