Administrative repository for the Attached Matrix Facility Task Group
☆14Dec 11, 2023Updated 2 years ago
Alternatives and similar repositories for attached-matrix-extension
Users that are interested in attached-matrix-extension are comparing it to the libraries listed below
Sorting:
- Administrative repository for the Integrated Matrix Extension Task Group☆33Dec 15, 2025Updated 2 months ago
- AI-ML-NLP Task Group☆13Aug 10, 2023Updated 2 years ago
- RISC-V Matrix Specification☆23Dec 2, 2024Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆136Feb 25, 2026Updated last week
- MIPS 57条指令五级流水线cpu (verilog实现+详细注释)☆11Jan 11, 2022Updated 4 years ago
- ☆10Jul 12, 2017Updated 8 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆164Feb 11, 2025Updated last year
- The ML SDK for Vulkan® is an SDK to facilitate the development of projects using the ML extensions for Vulkan®. This repository contains …☆15Updated this week
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- ☆11Jun 13, 2021Updated 4 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆15Oct 15, 2025Updated 4 months ago
- SystemVerilog file list pruner☆16Updated this week
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- Mender over-the-air software updater client for microcontrollers (MCUs).☆17Updated this week
- RISCV lock-step checker based on Spike☆14Feb 20, 2026Updated 2 weeks ago
- CNN Accelerator for Zynq☆13Dec 27, 2019Updated 6 years ago
- edge/mobile transformer based Vision DNN inference benchmark☆16Aug 29, 2025Updated 6 months ago
- Another|Alternative|Awesome VE Offloading stack using ve-urpc☆15Aug 16, 2023Updated 2 years ago
- Hardware transactions library for Amaranth☆22Feb 6, 2026Updated last month
- Debug waveforms with GDB☆28Nov 12, 2025Updated 3 months ago
- Repository for AI model benchmarking on TT-Buda☆15Feb 9, 2026Updated 3 weeks ago
- SoC for CQU Dual Issue Machine☆12Sep 20, 2022Updated 3 years ago
- RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs (DAC'23)☆11Apr 13, 2023Updated 2 years ago
- ☆13Jan 19, 2017Updated 9 years ago
- OpenMDW License☆17Sep 22, 2025Updated 5 months ago
- RISC-V Integrated Matrix Development Repository☆21Updated this week
- Add & update simple literature notes from Zotero.☆20Feb 25, 2026Updated last week
- ☆19Jun 4, 2024Updated last year
- cocotb code library☆13Dec 28, 2020Updated 5 years ago
- Compile time string XOR for visual studio 2010-2013☆10May 31, 2018Updated 7 years ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆17Oct 4, 2022Updated 3 years ago
- Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html☆11Feb 5, 2019Updated 7 years ago
- Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python☆15Feb 3, 2021Updated 5 years ago
- Implementation of a 32-bit single core risc-v platfrom for Xilinx zcu102 board☆12Nov 5, 2019Updated 6 years ago
- Official module for connecting edge devices to AITRIOS console.☆19Feb 12, 2026Updated 3 weeks ago
- SX-Aurora TSUBASA Vector Engine Operating System core☆15Dec 18, 2025Updated 2 months ago
- A Python library for anomaly detection☆13Aug 28, 2017Updated 8 years ago
- ☆15Jul 3, 2025Updated 8 months ago
- GPGPU array on Vulkan☆17Jun 3, 2023Updated 2 years ago