TUM-LIS / lisnocLinks
LIS Network-on-Chip Implementation
☆31Updated 9 years ago
Alternatives and similar repositories for lisnoc
Users that are interested in lisnoc are comparing it to the libraries listed below
Sorting:
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- ☆19Updated last month
- ☆29Updated last week
- SoCRocket - Core Repository☆38Updated 8 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- ☆21Updated 5 years ago
- ☆21Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 9 months ago
- Network on Chip for MPSoC☆28Updated 4 months ago
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 9 years ago
- ASIC Design of the openSPARC Floating Point Unit☆14Updated 8 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Advanced Debug Interface☆15Updated 8 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆34Updated 4 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- ☆40Updated last year
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 11 years ago