TUM-LIS / lisnocLinks
LIS Network-on-Chip Implementation
☆31Updated 8 years ago
Alternatives and similar repositories for lisnoc
Users that are interested in lisnoc are comparing it to the libraries listed below
Sorting:
- SoCRocket - Core Repository☆37Updated 8 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆35Updated 8 months ago
- ☆17Updated 3 weeks ago
- ☆30Updated last month
- ☆20Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 10 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Platform Level Interrupt Controller☆41Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- Advanced Debug Interface☆15Updated 7 months ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 6 months ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- ☆21Updated 5 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- ☆27Updated 5 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- AXI X-Bar☆19Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago