TUM-LIS / lisnocLinks
LIS Network-on-Chip Implementation
☆29Updated 8 years ago
Alternatives and similar repositories for lisnoc
Users that are interested in lisnoc are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- Platform Level Interrupt Controller☆40Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- ☆29Updated last month
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- Advanced Debug Interface☆15Updated 4 months ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- An Open Source Link Protocol and Controller☆25Updated 3 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- DUTH RISC-V Microprocessor☆20Updated 6 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆29Updated 10 months ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated last week
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- RISC-V soft-core PEs for TaPaSCo☆19Updated 11 months ago
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- AXI X-Bar☆19Updated 5 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago
- SoCRocket - Core Repository☆37Updated 8 years ago
- ☆58Updated 4 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆20Updated 4 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago