TUM-LIS / lisnocLinks
LIS Network-on-Chip Implementation
☆31Updated 9 years ago
Alternatives and similar repositories for lisnoc
Users that are interested in lisnoc are comparing it to the libraries listed below
Sorting:
- SoCRocket - Core Repository☆38Updated 8 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 9 years ago
- ☆21Updated 5 years ago
- ☆19Updated last week
- Network on Chip for MPSoC☆28Updated 5 months ago
- Platform Level Interrupt Controller☆43Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 2 weeks ago
- ASIC Design of the openSPARC Floating Point Unit☆14Updated 8 years ago
- ☆30Updated last month
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆18Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 10 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Advanced Debug Interface☆14Updated 9 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- ☆21Updated 6 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Updated 5 months ago
- DUTH RISC-V Microprocessor☆22Updated 10 months ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- ☆67Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago