TUM-LIS / lisnocLinks
LIS Network-on-Chip Implementation
☆31Updated 8 years ago
Alternatives and similar repositories for lisnoc
Users that are interested in lisnoc are comparing it to the libraries listed below
Sorting:
- ☆20Updated 5 years ago
- Network on Chip for MPSoC☆26Updated 2 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- Platform Level Interrupt Controller☆41Updated last year
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆48Updated 4 years ago
- ☆30Updated last week
- JTAG DPI module for SystemVerilog RTL simulations☆28Updated 9 years ago
- ☆17Updated this week
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- ☆21Updated 5 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated 9 months ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- SoCRocket - Core Repository☆37Updated 8 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆34Updated 7 months ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- Advanced Debug Interface☆15Updated 6 months ago
- ☆62Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆32Updated 2 months ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆20Updated 11 months ago
- APB Logic☆19Updated 7 months ago
- YosysHQ SVA AXI Properties☆41Updated 2 years ago