chipsalliance / rocket-toolsLinks
Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)
☆55Updated last year
Alternatives and similar repositories for rocket-tools
Users that are interested in rocket-tools are comparing it to the libraries listed below
Sorting:
- Setup scripts and files needed to compile CoreMark on RISC-V☆69Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆171Updated 3 weeks ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 months ago
- Open-source high-performance non-blocking cache☆87Updated 2 months ago
- ☆182Updated last year
- Vector processor for RISC-V vector ISA☆122Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Chisel Learning Journey☆109Updated 2 years ago
- Wrapper for Rocket-Chip on FPGAs☆135Updated 2 years ago
- RISC-V Verification Interface☆99Updated 2 months ago
- Provides dot visualizations of chisel/firrtl circuits☆120Updated 2 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- Open source high performance IEEE-754 floating unit☆83Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- ☆89Updated 4 months ago
- RISC-V System on Chip Template☆158Updated this week
- The multi-core cluster of a PULP system.☆105Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆101Updated this week
- RISC-V Torture Test☆195Updated last year
- ☆81Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆63Updated 6 months ago
- An Open-Source Design and Verification Environment for RISC-V☆83Updated 4 years ago
- A dynamic verification library for Chisel.☆154Updated 8 months ago
- Generic Register Interface (contains various adapters)☆124Updated last month
- Unit tests generator for RVV 1.0☆89Updated 3 weeks ago
- ☆49Updated 2 months ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 4 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 4 years ago