Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)
☆60Oct 1, 2023Updated 2 years ago
Alternatives and similar repositories for rocket-tools
Users that are interested in rocket-tools are comparing it to the libraries listed below
Sorting:
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- Wrapper for Rocket-Chip on FPGAs☆137Oct 5, 2022Updated 3 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆49Jan 12, 2023Updated 3 years ago
- SiFive OpenEmbedded / Yocto BSP Layer☆54Jan 23, 2026Updated last month
- Rocket Chip Generator☆3,696Updated this week
- A template project for beginning new Chisel work☆692Feb 24, 2026Updated last week
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Oct 9, 2025Updated 4 months ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 2 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated last year
- Support for Rocket Chip on Zynq FPGAs☆416Jan 29, 2019Updated 7 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- HAL for the RI5CY core of RV32M1 heterogeneous (two ARM and two RISC-V) quad-core SoC.☆10Sep 28, 2020Updated 5 years ago
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆15Feb 24, 2026Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- chisel tutorial exercises and answers☆747Jan 6, 2022Updated 4 years ago
- ☆13Feb 10, 2026Updated 3 weeks ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 2 years ago
- An open-source quantum automatic test generator.☆15Jun 9, 2025Updated 8 months ago
- Simple UVM environment for experimenting with Verilator.☆28Feb 18, 2026Updated last week
- Freedom U Software Development Kit (FUSDK)☆296Jan 23, 2026Updated last month
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆162Jan 25, 2024Updated 2 years ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 4 months ago
- Run Unikraft ELF Loader app on Linux executables☆15Oct 19, 2023Updated 2 years ago
- musl: A C standard library☆17Updated this week
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 8 months ago
- ☆87Jan 30, 2026Updated last month
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- CPUs☆16Dec 21, 2020Updated 5 years ago
- GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and comp…☆15Apr 6, 2022Updated 3 years ago
- Coverview☆28Jan 29, 2026Updated last month
- ☆17Oct 7, 2025Updated 4 months ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 4 years ago
- A set of scripts to build a (somewhat) working Debian image for RISC-V.☆34Aug 30, 2023Updated 2 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Nov 13, 2020Updated 5 years ago