Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)
☆60Oct 1, 2023Updated 2 years ago
Alternatives and similar repositories for rocket-tools
Users that are interested in rocket-tools are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wrapper for Rocket-Chip on FPGAs☆136Oct 5, 2022Updated 3 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated last year
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- Rocket Chip Generator☆3,722Feb 25, 2026Updated 3 weeks ago
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆16Feb 24, 2026Updated 3 weeks ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆88Updated this week
- A template project for beginning new Chisel work☆695Feb 24, 2026Updated 3 weeks ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆164Jan 25, 2024Updated 2 years ago
- chisel tutorial exercises and answers☆748Jan 6, 2022Updated 4 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆50Jan 12, 2023Updated 3 years ago
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Mar 17, 2026Updated last week
- Support for Rocket Chip on Zynq FPGAs☆419Jan 29, 2019Updated 7 years ago
- ☆88Updated this week
- Jtag parsing scripts☆10Oct 14, 2023Updated 2 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 2 years ago
- Verilator open-source SystemVerilog simulator and lint system☆42Mar 17, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,611Mar 17, 2026Updated last week
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 5 months ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 2 years ago
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,121Sep 10, 2024Updated last year
- ☆14Mar 13, 2026Updated last week
- SiFive OpenEmbedded / Yocto BSP Layer☆55Jan 23, 2026Updated 2 months ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- GateKeeper: Fast Alignment Filter for DNA Short Read Mapping☆21Mar 5, 2019Updated 7 years ago
- Verilog AST☆20Dec 2, 2023Updated 2 years ago
- Freedom U Software Development Kit (FUSDK)☆298Jan 23, 2026Updated 2 months ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Custom Coprocessor Interface for VexRiscv☆10Sep 19, 2018Updated 7 years ago
- ☆19Oct 7, 2025Updated 5 months ago
- Coverview☆28Jan 29, 2026Updated last month
- GNU toolchain for RISC-V, including GCC☆4,409Mar 13, 2026Updated last week