chipsalliance / rocket-tools
Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)
☆53Updated last year
Alternatives and similar repositories for rocket-tools:
Users that are interested in rocket-tools are comparing it to the libraries listed below
- Provides various testers for chisel users☆100Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Wrapper for Rocket-Chip on FPGAs☆129Updated 2 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆61Updated 8 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆87Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆137Updated 2 weeks ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆64Updated 8 months ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated last week
- Chisel Learning Journey☆108Updated last year
- A dynamic verification library for Chisel.☆146Updated 4 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 6 months ago
- A Fast, Low-Overhead On-chip Network☆181Updated 2 weeks ago
- ☆168Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆37Updated 2 years ago
- Unit tests generator for RVV 1.0☆79Updated last week
- ☆88Updated last year
- Open source high performance IEEE-754 floating unit☆67Updated last year
- Tests for example Rocket Custom Coprocessors☆72Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuits☆118Updated last year
- ☆78Updated last year
- RISC-V Verification Interface☆85Updated last month
- Open-source high-performance non-blocking cache☆78Updated this week
- The multi-core cluster of a PULP system.☆85Updated last week
- Vector processor for RISC-V vector ISA☆115Updated 4 years ago
- ☆53Updated 4 years ago
- ☆42Updated 3 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆155Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆66Updated last week
- RISC-V System on Chip Template☆156Updated last week