chipsalliance / rocket-toolsLinks
Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)
☆55Updated last year
Alternatives and similar repositories for rocket-tools
Users that are interested in rocket-tools are comparing it to the libraries listed below
Sorting:
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- ☆95Updated last year
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- The multi-core cluster of a PULP system.☆97Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- Chisel Learning Journey☆109Updated 2 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- RISC-V Verification Interface☆92Updated 3 months ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆159Updated last week
- Open source high performance IEEE-754 floating unit☆72Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- Pure digital components of a UCIe controller☆63Updated last week
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- ☆175Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆94Updated 2 months ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago