eugene-tarassov / vivado-risc-vLinks
Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
☆978Updated 2 weeks ago
Alternatives and similar repositories for vivado-risc-v
Users that are interested in vivado-risc-v are comparing it to the libraries listed below
Sorting:
- 32-bit Superscalar RISC-V CPU☆1,066Updated 3 years ago
- The Ultra-Low Power RISC-V Core☆1,552Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,339Updated last week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,052Updated 10 months ago
- OpenXuantie - OpenC910 Core☆1,296Updated last year
- Verilog AXI components for FPGA implementation☆1,779Updated 5 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,098Updated 2 months ago
- RISC-V CPU Core (RV32IM)☆1,510Updated 3 years ago
- Various HDL (Verilog) IP Cores☆823Updated 4 years ago
- Verilog PCI express components☆1,390Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆586Updated 11 months ago
- RISC-V Cores, SoC platforms and SoCs☆895Updated 4 years ago
- VeeR EH1 core☆885Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,144Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,595Updated this week
- Digital Design with Chisel☆852Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆925Updated 8 months ago
- Verilog AXI stream components for FPGA implementation☆817Updated 5 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆505Updated 8 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,915Updated this week
- The RIFFA development repository☆839Updated last year
- Common SystemVerilog components☆637Updated last week
- educational microarchitectures for risc-v isa☆718Updated 4 months ago
- A template project for beginning new Chisel work☆655Updated 2 months ago
- chisel tutorial exercises and answers