Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
☆1,091Jul 13, 2026Updated last month
Alternatives and similar repositories for vivado-risc-v
Users that are interested in vivado-risc-v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wrapper for Rocket-Chip on FPGAs☆140Oct 5, 2022Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,087Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,371Aug 19, 2026Updated last week
- Rocket Chip Generator☆3,854Jun 2, 2026Updated 2 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,237Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 32-bit Superscalar RISC-V CPU☆1,296Sep 18, 2021Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,227Updated this week
- OpenXuantie - OpenC910 Core☆1,472Jun 28, 2024Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,672Updated this week
- RISC-V CPU Core (RV32IM)☆1,773Sep 18, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,369Jul 31, 2026Updated last month
- The Ultra-Low Power RISC-V Core☆1,906Aug 6, 2025Updated last year
- Build your hardware, easily!☆4,064Updated this week
- Verilog AXI components for FPGA implementation☆2,124Feb 27, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Support for Rocket Chip on Zynq FPGAs☆423Jan 29, 2019Updated 7 years ago
- Run rocket-chip on FPGA☆78Nov 16, 2025Updated 9 months ago
- Chisel: A Modern Hardware Design Language☆4,768Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆940Aug 18, 2026Updated 2 weeks ago
- Berkeley's Spatial Array Generator☆1,442Jun 30, 2026Updated 2 months ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,603Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,150Sep 10, 2024Updated last year
- Digital Design with Chisel☆929Jul 21, 2026Updated last month
- Open-source high-performance RISC-V processor☆7,227Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Open source FPGA-based NIC and platform for in-network compute☆2,443Jul 5, 2024Updated 2 years ago
- Linux on LiteX-VexRiscv☆735Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,031Updated this week
- Verilog PCI express components☆1,650Apr 26, 2024Updated 2 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆778Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,037Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,196Aug 18, 2026Updated last week
- The OpenPiton Platform☆810Feb 25, 2026Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆2,231Updated this week
- Scala based HDL☆2,031Aug 12, 2026Updated 2 weeks ago
- ☆13Jan 20, 2021Updated 5 years ago
- educational microarchitectures for risc-v isa☆754Sep 1, 2025Updated 11 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Apr 6, 2020Updated 6 years ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 10 months ago