Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
☆1,074Apr 24, 2026Updated 3 weeks ago
Alternatives and similar repositories for vivado-risc-v
Users that are interested in vivado-risc-v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wrapper for Rocket-Chip on FPGAs☆138Oct 5, 2022Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,262Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,939May 13, 2026Updated last week
- Rocket Chip Generator☆3,773Apr 21, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,142Feb 11, 2026Updated 3 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 32-bit Superscalar RISC-V CPU☆1,248Sep 18, 2021Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,161Mar 11, 2026Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,581May 15, 2026Updated last week
- RISC-V CPU Core (RV32IM)☆1,719Sep 18, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,149Jun 27, 2024Updated last year
- The Ultra-Low Power RISC-V Core☆1,833Aug 6, 2025Updated 9 months ago
- OpenXuantie - OpenC910 Core☆1,433Jun 28, 2024Updated last year
- Build your hardware, easily!☆3,884Updated this week
- Verilog AXI components for FPGA implementation☆2,052Feb 27, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Support for Rocket Chip on Zynq FPGAs☆422Jan 29, 2019Updated 7 years ago
- Run rocket-chip on FPGA☆76Nov 16, 2025Updated 6 months ago
- Chisel: A Modern Hardware Design Language☆4,661Updated this week
- Berkeley's Spatial Array Generator☆1,317Mar 29, 2026Updated last month
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆905May 10, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,553May 12, 2026Updated last week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,133Sep 10, 2024Updated last year
- ☆2,026Updated this week
- Open source FPGA-based NIC and platform for in-network compute☆2,329Jul 5, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Linux on LiteX-VexRiscv☆711Apr 29, 2026Updated 3 weeks ago
- Digital Design with Chisel☆915Apr 30, 2026Updated 3 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,875May 7, 2026Updated 2 weeks ago
- Verilog PCI express components☆1,596Apr 26, 2024Updated 2 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆707Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,015Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆610Aug 9, 2024Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,175Feb 21, 2026Updated 3 months ago
- ☆13Jan 20, 2021Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- The OpenPiton Platform☆791Feb 25, 2026Updated 2 months ago
- Scala based HDL☆1,988May 9, 2026Updated last week
- Open-source high-performance RISC-V processor☆7,023Updated this week
- educational microarchitectures for risc-v isa☆748Sep 1, 2025Updated 8 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆664May 11, 2026Updated last week
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 7 months ago
- GNU toolchain for RISC-V, including GCC☆4,496Updated this week