Alternatives and similar repositories for vivado-risc-v

Users that are interested in vivado-risc-v are comparing it to the libraries listed below

• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,121Updated 4 years ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,074Updated last year
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,640Updated 3 months ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,339Updated last year
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,397Updated 2 weeks ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,562Updated 4 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,136Updated 5 months ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆904Updated 2 years ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆598Updated last year
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆901Updated 4 years ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆870Updated this week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,189Updated last month
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆733Updated 3 years ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,841Updated 8 months ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆939Updated 11 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,453Updated last year
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆842Updated 4 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,657Updated last month
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆723Updated 2 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆672Updated 2 weeks ago
• chipsalliance / chisel-template
  A template project for beginning new Chisel work
  ☆668Updated last month
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆519Updated 11 months ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆2,029Updated 2 weeks ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆688Updated 2 years ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆850Updated last year
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆412Updated 6 years ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆740Updated last month
• riscv-non-isa / riscv-arch-test
  ☆604Updated this week
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,868Updated 3 months ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆609Updated 3 weeks ago