Alternatives and similar repositories for vivado-risc-v

Users that are interested in vivado-risc-v are comparing it to the libraries listed below

• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,086Updated 3 years ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,519Updated 3 years ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,058Updated 11 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,109Updated 2 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,353Updated last week
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,568Updated 2 weeks ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,300Updated last year
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆855Updated this week
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆895Updated 4 years ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,153Updated 2 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,609Updated 2 weeks ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆588Updated last year
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,406Updated last year
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆889Updated 2 years ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,795Updated 5 months ago
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆739Updated 3 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆828Updated 4 years ago
• chipsalliance / chisel-template
  A template project for beginning new Chisel work
  ☆659Updated 3 months ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆926Updated 9 months ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆719Updated 5 months ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,937Updated this week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆649Updated this week
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆509Updated 8 months ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,330Updated last year
• riscv-software-src / riscv-tests
  ☆1,043Updated 2 months ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆664Updated 2 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆819Updated 5 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆502Updated 3 years ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆727Updated last month
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,449Updated 2 weeks ago