Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
☆1,100Jul 13, 2026Updated 2 months ago
Alternatives and similar repositories for vivado-risc-v
Users that are interested in vivado-risc-v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wrapper for Rocket-Chip on FPGAs☆141Oct 5, 2022Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,153Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,418Updated this week
- Rocket Chip Generator☆3,884Sep 13, 2026Updated 3 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,282Sep 27, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 32-bit Superscalar RISC-V CPU☆1,315Sep 18, 2021Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,716Sep 24, 2026Updated 2 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,257Updated this week
- OpenXuantie - OpenC910 Core☆1,479Jun 28, 2024Updated 2 years ago
- RISC-V CPU Core (RV32IM)☆1,800Sep 18, 2021Updated 5 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,391Sep 7, 2026Updated last month
- The Ultra-Low Power RISC-V Core☆1,937Sep 25, 2026Updated 2 weeks ago
- Build your hardware, easily!☆4,151Updated this week
- Verilog AXI components for FPGA implementation☆2,153Feb 27, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Support for Rocket Chip on Zynq FPGAs☆424Jan 29, 2019Updated 7 years ago
- Run rocket-chip on FPGA☆78Nov 16, 2025Updated 10 months ago
- Chisel: A Modern Hardware Design Language☆4,807Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆956Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,622Sep 4, 2026Updated last month
- Berkeley's Spatial Array Generator☆1,503Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,163Sep 21, 2026Updated 2 weeks ago
- Digital Design with Chisel☆940Updated this week
- Open-source high-performance RISC-V processor☆7,296Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Open source FPGA-based NIC and platform for in-network compute☆2,489Jul 5, 2024Updated 2 years ago
- Linux on LiteX-VexRiscv☆743Updated this week
- Verilog PCI express components☆1,669Apr 26, 2024Updated 2 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,095Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆798Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,047Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆620Aug 9, 2024Updated 2 years ago
- The OpenPiton Platform☆833Feb 25, 2026Updated 7 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,212Oct 3, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- BaseJump STL: A Standard Template Library for SystemVerilog☆689Sep 28, 2026Updated last week
- ☆2,303Updated this week
- Scala based HDL☆2,051Updated this week
- ☆13Jan 20, 2021Updated 5 years ago
- educational microarchitectures for risc-v isa☆759Sep 1, 2025Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Apr 6, 2020Updated 6 years ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 11 months ago