Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
☆1,080Jun 26, 2026Updated this week
Alternatives and similar repositories for vivado-risc-v
Users that are interested in vivado-risc-v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wrapper for Rocket-Chip on FPGAs☆139Oct 5, 2022Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,299Jun 22, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,983Updated this week
- Rocket Chip Generator☆3,803Jun 2, 2026Updated 3 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,177Feb 11, 2026Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 32-bit Superscalar RISC-V CPU☆1,266Sep 18, 2021Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,186Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Updated this week
- RISC-V CPU Core (RV32IM)☆1,743Sep 18, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,233Jun 27, 2024Updated 2 years ago
- The Ultra-Low Power RISC-V Core☆1,867Aug 6, 2025Updated 10 months ago
- OpenXuantie - OpenC910 Core☆1,448Jun 28, 2024Updated 2 years ago
- Build your hardware, easily!☆3,969Updated this week
- Verilog AXI components for FPGA implementation☆2,078Feb 27, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Support for Rocket Chip on Zynq FPGAs☆422Jan 29, 2019Updated 7 years ago
- Run rocket-chip on FPGA☆76Nov 16, 2025Updated 7 months ago
- Chisel: A Modern Hardware Design Language☆4,701Updated this week
- Berkeley's Spatial Array Generator☆1,365Jun 24, 2026Updated last week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆922Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,579May 12, 2026Updated last month
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,138Sep 10, 2024Updated last year
- ☆2,122Updated this week
- Open source FPGA-based NIC and platform for in-network compute☆2,382Jul 5, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Linux on LiteX-VexRiscv☆723Jun 22, 2026Updated last week
- Digital Design with Chisel☆923Jun 15, 2026Updated 2 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,933Jun 11, 2026Updated 2 weeks ago
- Verilog PCI express components☆1,615Apr 26, 2024Updated 2 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆737Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,020Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆615Aug 9, 2024Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,182Feb 21, 2026Updated 4 months ago
- ☆13Jan 20, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The OpenPiton Platform☆797Feb 25, 2026Updated 4 months ago
- Scala based HDL☆2,009Jun 20, 2026Updated last week
- Open-source high-performance RISC-V processor☆7,106Updated this week
- educational microarchitectures for risc-v isa☆749Sep 1, 2025Updated 10 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆671Jun 16, 2026Updated 2 weeks ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 8 months ago
- GNU toolchain for RISC-V, including GCC☆4,543Jun 6, 2026Updated 3 weeks ago