Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
☆1,088Jul 13, 2026Updated 3 weeks ago
Alternatives and similar repositories for vivado-risc-v
Users that are interested in vivado-risc-v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wrapper for Rocket-Chip on FPGAs☆140Oct 5, 2022Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,061Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,350Jul 29, 2026Updated last week
- Rocket Chip Generator☆3,839Jun 2, 2026Updated 2 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,219Feb 11, 2026Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 32-bit Superscalar RISC-V CPU☆1,287Sep 18, 2021Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,213Jul 22, 2026Updated 2 weeks ago
- OpenXuantie - OpenC910 Core☆1,462Jun 28, 2024Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,651Updated this week
- RISC-V CPU Core (RV32IM)☆1,763Sep 18, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,315Jul 31, 2026Updated last week
- The Ultra-Low Power RISC-V Core☆1,894Aug 6, 2025Updated last year
- Build your hardware, easily!☆4,038Updated this week
- Verilog AXI components for FPGA implementation☆2,109Feb 27, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Support for Rocket Chip on Zynq FPGAs☆422Jan 29, 2019Updated 7 years ago
- Run rocket-chip on FPGA☆78Nov 16, 2025Updated 8 months ago
- Chisel: A Modern Hardware Design Language☆4,754Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆935Updated this week
- Berkeley's Spatial Array Generator☆1,419Jun 30, 2026Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,598May 12, 2026Updated 2 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,148Sep 10, 2024Updated last year
- Digital Design with Chisel☆925Jul 21, 2026Updated 3 weeks ago
- Open-source high-performance RISC-V processor☆7,182Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open source FPGA-based NIC and platform for in-network compute☆2,413Jul 5, 2024Updated 2 years ago
- Linux on LiteX-VexRiscv☆732Jun 22, 2026Updated last month
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,004Jul 28, 2026Updated 2 weeks ago
- Verilog PCI express components☆1,639Apr 26, 2024Updated 2 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆767Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,032Jun 26, 2026Updated last month
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,188Jul 15, 2026Updated 3 weeks ago
- The OpenPiton Platform☆808Feb 25, 2026Updated 5 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆2,197Updated this week
- Scala based HDL☆2,026Updated this week
- ☆13Jan 20, 2021Updated 5 years ago
- educational microarchitectures for risc-v isa☆753Sep 1, 2025Updated 11 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆677Jul 7, 2026Updated last month
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Apr 6, 2020Updated 6 years ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 9 months ago