Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
☆1,103Jul 13, 2026Updated 3 months ago
Alternatives and similar repositories for vivado-risc-v
Users that are interested in vivado-risc-v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wrapper for Rocket-Chip on FPGAs☆142Oct 5, 2022Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,180Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,442Updated this week
- Rocket Chip Generator☆3,894Sep 13, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,301Oct 13, 2026Updated 2 weeks ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- 32-bit Superscalar RISC-V CPU☆1,324Sep 18, 2021Updated 5 years ago
- RISC-V CPU Core (RV32IM)☆1,810Sep 18, 2021Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,741Updated this week
- Build your hardware, easily!☆4,183Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,396Sep 7, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,274Oct 8, 2026Updated 3 weeks ago
- OpenXuantie - OpenC910 Core☆1,488Jun 28, 2024Updated 2 years ago
- The Ultra-Low Power RISC-V Core☆1,965Sep 25, 2026Updated last month
- Verilog AXI components for FPGA implementation☆2,167Feb 27, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Linux on LiteX-VexRiscv☆748Oct 8, 2026Updated 3 weeks ago
- Support for Rocket Chip on Zynq FPGAs☆425Jan 29, 2019Updated 7 years ago
- SERV - The SErial RISC-V CPU☆1,910Aug 25, 2026Updated 2 months ago
- Open source FPGA-based NIC and platform for in-network compute☆2,506Jul 5, 2024Updated 2 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,630Oct 12, 2026Updated 2 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,214Updated this week
- Verilog PCI express components☆1,675Apr 26, 2024Updated 2 years ago
- Berkeley's Spatial Array Generator☆1,542Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆970Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Open-source high-performance RISC-V processor☆7,358Updated this week
- Chisel: A Modern Hardware Design Language☆4,827Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,302Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,171Sep 21, 2026Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,145Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- Run rocket-chip on FPGA☆78Nov 16, 2025Updated 11 months ago
- ☆2,364Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,058Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆620Aug 9, 2024Updated 2 years ago
- The OpenPiton Platform☆838Updated this week
- Verilog Ethernet components for FPGA implementation☆3,143Feb 27, 2025Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆647Sep 14, 2026Updated last month
- Scala based HDL☆2,054Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,013Nov 15, 2024Updated last year