eugene-tarassov / vivado-risc-vView external linksLinks
Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
☆1,050Updated this week
Alternatives and similar repositories for vivado-risc-v
Users that are interested in vivado-risc-v are comparing it to the libraries listed below
Sorting:
- Wrapper for Rocket-Chip on FPGAs☆137Oct 5, 2022Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,138Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,809Updated this week
- Rocket Chip Generator☆3,677Jan 9, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,014Feb 11, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,178Sep 18, 2021Updated 4 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,492Feb 10, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,074Feb 5, 2026Updated last week
- The Ultra-Low Power RISC-V Core☆1,733Aug 6, 2025Updated 6 months ago
- Support for Rocket Chip on Zynq FPGAs☆415Jan 29, 2019Updated 7 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- RISC-V CPU Core (RV32IM)☆1,640Sep 18, 2021Updated 4 years ago
- Verilog AXI components for FPGA implementation☆1,960Feb 27, 2025Updated 11 months ago
- Build your hardware, easily!☆3,722Feb 11, 2026Updated last week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆867Jan 31, 2026Updated 2 weeks ago
- Verilog PCI express components☆1,538Apr 26, 2024Updated last year
- OpenXuantie - OpenC910 Core☆1,388Jun 28, 2024Updated last year
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,489Jan 7, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Updated this week
- Chisel: A Modern Hardware Design Language☆4,567Updated this week
- Open source FPGA-based NIC and platform for in-network compute☆2,206Jul 5, 2024Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- Berkeley's Spatial Array Generator☆1,220Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆645Jan 19, 2026Updated 3 weeks ago
- Digital Design with Chisel☆895Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,149Dec 25, 2025Updated last month
- ☆1,897Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,106Sep 10, 2024Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Apr 6, 2020Updated 5 years ago
- ☆650Updated this week
- educational microarchitectures for risc-v isa☆737Sep 1, 2025Updated 5 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆993Updated this week
- Scala based HDL☆1,922Updated this week
- Run rocket-chip on FPGA☆77Nov 16, 2025Updated 3 months ago
- SERV - The SErial RISC-V CPU☆1,751Updated this week
- RISC-V SoC designed by students in UCAS☆1,509Jan 14, 2026Updated last month
- Open-source high-performance RISC-V processor☆6,873Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,983Updated this week