eugene-tarassov / vivado-risc-v
Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
☆915Updated last week
Alternatives and similar repositories for vivado-risc-v:
Users that are interested in vivado-risc-v are comparing it to the libraries listed below
- 32-bit Superscalar RISC-V CPU☆956Updated 3 years ago
- The Ultra-Low Power RISC-V Core☆1,429Updated 5 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,234Updated 2 weeks ago
- Verilog AXI components for FPGA implementation☆1,639Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,023Updated last month
- Verilog PCI express components☆1,236Updated 10 months ago
- OpenXuantie - OpenC910 Core☆1,235Updated 8 months ago
- VeeR EH1 core☆858Updated last year
- The RIFFA development repository☆804Updated 9 months ago
- Various HDL (Verilog) IP Cores☆751Updated 3 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,018Updated 6 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,487Updated 2 weeks ago
- Verilog AXI stream components for FPGA implementation☆789Updated 2 weeks ago
- Digital Design with Chisel☆813Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆900Updated 4 months ago
- RISC-V CPU Core (RV32IM)☆1,387Updated 3 years ago
- RISC-V Cores, SoC platforms and SoCs☆863Updated 3 years ago
- Random instruction generator for RISC-V processor verification☆1,074Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,773Updated this week
- A template project for beginning new Chisel work☆624Updated last month
- chisel tutorial exercises and answers☆713Updated 3 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆421Updated 3 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆563Updated 7 months ago
- Common SystemVerilog components☆583Updated 2 weeks ago
- educational microarchitectures for risc-v isa☆707Updated last week
- An Open-source FPGA IP Generator☆880Updated this week
- Must-have verilog systemverilog modules☆1,731Updated 4 months ago
- SERV - The SErial RISC-V CPU☆1,504Updated last week
- Verilog I2C interface for FPGA implementation☆584Updated 2 weeks ago
- Support for Rocket Chip on Zynq FPGAs☆406Updated 6 years ago