eugene-tarassov / vivado-risc-v
Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
☆936Updated this week
Alternatives and similar repositories for vivado-risc-v:
Users that are interested in vivado-risc-v are comparing it to the libraries listed below
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,053Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,256Updated 2 weeks ago
- OpenXuantie - OpenC910 Core☆1,260Updated 9 months ago
- 32-bit Superscalar RISC-V CPU☆997Updated 3 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆908Updated 5 months ago
- Verilog AXI components for FPGA implementation☆1,692Updated last month
- Verilog PCI express components☆1,272Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,520Updated this week
- VeeR EH1 core☆872Updated last year
- RISC-V Cores, SoC platforms and SoCs☆871Updated 4 years ago
- Digital Design with Chisel☆826Updated 2 weeks ago
- Various HDL (Verilog) IP Cores☆776Updated 3 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,029Updated 7 months ago
- RISC-V CPU Core (RV32IM)☆1,422Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,822Updated this week
- Verilog AXI stream components for FPGA implementation☆801Updated last month
- Common SystemVerilog components☆606Updated last week
- A template project for beginning new Chisel work☆632Updated 2 months ago
- educational microarchitectures for risc-v isa☆712Updated last month
- The Ultra-Low Power RISC-V Core☆1,470Updated 6 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆490Updated 5 months ago
- A DDR3 memory controller in Verilog for various FPGAs☆441Updated 3 years ago
- Verilog UART☆474Updated last month
- Random instruction generator for RISC-V processor verification☆1,103Updated 2 months ago
- An Open-source FPGA IP Generator☆901Updated this week
- chisel tutorial exercises and answers☆723Updated 3 years ago
- The RIFFA development repository☆818Updated 10 months ago
- Verilog library for ASIC and FPGA designers☆1,276Updated 11 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆571Updated 8 months ago
- Verilog I2C interface for FPGA implementation☆603Updated last month