Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
☆1,067Apr 24, 2026Updated last week
Alternatives and similar repositories for vivado-risc-v
Users that are interested in vivado-risc-v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wrapper for Rocket-Chip on FPGAs☆137Oct 5, 2022Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,234Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,906Apr 23, 2026Updated last week
- Rocket Chip Generator☆3,750Apr 21, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,125Feb 11, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 32-bit Superscalar RISC-V CPU☆1,239Sep 18, 2021Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,142Mar 11, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,561Apr 22, 2026Updated last week
- RISC-V CPU Core (RV32IM)☆1,712Sep 18, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,121Jun 27, 2024Updated last year
- The Ultra-Low Power RISC-V Core☆1,819Aug 6, 2025Updated 8 months ago
- OpenXuantie - OpenC910 Core☆1,429Jun 28, 2024Updated last year
- Build your hardware, easily!☆3,851Updated this week
- Verilog AXI components for FPGA implementation☆2,030Feb 27, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Support for Rocket Chip on Zynq FPGAs☆422Jan 29, 2019Updated 7 years ago
- Run rocket-chip on FPGA☆76Nov 16, 2025Updated 5 months ago
- Chisel: A Modern Hardware Design Language☆4,644Updated this week
- Berkeley's Spatial Array Generator☆1,294Mar 29, 2026Updated last month
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆895Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,541Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,125Sep 10, 2024Updated last year
- ☆1,996Updated this week
- Open source FPGA-based NIC and platform for in-network compute☆2,281Jul 5, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Digital Design with Chisel☆910Apr 16, 2026Updated 2 weeks ago
- Linux on LiteX-VexRiscv☆706Apr 22, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,859Apr 14, 2026Updated 2 weeks ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆686Updated this week
- Verilog PCI express components☆1,591Apr 26, 2024Updated 2 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆607Aug 9, 2024Updated last year
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,010Mar 9, 2026Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,170Feb 21, 2026Updated 2 months ago
- ☆13Jan 20, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The OpenPiton Platform☆784Feb 25, 2026Updated 2 months ago
- Scala based HDL☆1,977Apr 23, 2026Updated last week
- educational microarchitectures for risc-v isa☆747Sep 1, 2025Updated 8 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 7, 2026Updated 3 weeks ago
- Open-source high-performance RISC-V processor☆6,991Updated this week
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 6 months ago
- GNU toolchain for RISC-V, including GCC☆4,466Updated this week