Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
☆1,081Jul 13, 2026Updated last week
Alternatives and similar repositories for vivado-risc-v
Users that are interested in vivado-risc-v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wrapper for Rocket-Chip on FPGAs☆139Oct 5, 2022Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,026Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,338Updated this week
- Rocket Chip Generator☆3,821Jun 2, 2026Updated last month
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,197Feb 11, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 32-bit Superscalar RISC-V CPU☆1,281Sep 18, 2021Updated 4 years ago
- OpenXuantie - OpenC910 Core☆1,457Jun 28, 2024Updated 2 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,199Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,627Updated this week
- RISC-V CPU Core (RV32IM)☆1,755Sep 18, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,270Jun 27, 2024Updated 2 years ago
- The Ultra-Low Power RISC-V Core☆1,888Aug 6, 2025Updated 11 months ago
- Build your hardware, easily!☆3,999Updated this week
- Verilog AXI components for FPGA implementation☆2,096Feb 27, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Support for Rocket Chip on Zynq FPGAs☆422Jan 29, 2019Updated 7 years ago
- Run rocket-chip on FPGA☆78Nov 16, 2025Updated 8 months ago
- Chisel: A Modern Hardware Design Language☆4,731Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆931Jul 8, 2026Updated 2 weeks ago
- Berkeley's Spatial Array Generator☆1,402Jun 30, 2026Updated 3 weeks ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,588May 12, 2026Updated 2 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,142Sep 10, 2024Updated last year
- Digital Design with Chisel☆922Updated this week
- ☆2,163Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Open source FPGA-based NIC and platform for in-network compute☆2,403Jul 5, 2024Updated 2 years ago
- Open-source high-performance RISC-V processor☆7,151Updated this week
- Linux on LiteX-VexRiscv☆727Jun 22, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,980Jul 14, 2026Updated last week
- Verilog PCI express components☆1,628Apr 26, 2024Updated 2 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆752Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,028Jun 26, 2026Updated 3 weeks ago
- Simple RISC-V 3-stage Pipeline in Chisel☆617Aug 9, 2024Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,188Jul 15, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The OpenPiton Platform☆802Feb 25, 2026Updated 4 months ago
- Scala based HDL☆2,020Updated this week
- ☆13Jan 20, 2021Updated 5 years ago
- educational microarchitectures for risc-v isa☆752Sep 1, 2025Updated 10 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆675Jul 7, 2026Updated 2 weeks ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Apr 6, 2020Updated 6 years ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 9 months ago