eugene-tarassov / vivado-risc-v
Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
☆908Updated last month
Alternatives and similar repositories for vivado-risc-v:
Users that are interested in vivado-risc-v are comparing it to the libraries listed below
- 32-bit Superscalar RISC-V CPU☆948Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,019Updated 2 weeks ago
- The Ultra-Low Power RISC-V Core☆1,418Updated 4 months ago
- VeeR EH1 core☆852Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,013Updated 5 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,216Updated this week
- OpenXuantie - OpenC910 Core☆1,225Updated 8 months ago
- Various HDL (Verilog) IP Cores☆745Updated 3 years ago
- Digital Design with Chisel☆810Updated 3 weeks ago
- Random instruction generator for RISC-V processor verification☆1,069Updated 3 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,478Updated this week
- RISC-V Cores, SoC platforms and SoCs☆861Updated 3 years ago
- educational microarchitectures for risc-v isa☆701Updated 6 months ago
- Verilog PCI express components☆1,231Updated 10 months ago
- chisel tutorial exercises and answers☆712Updated 3 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆564Updated 6 months ago
- RISC-V CPU Core (RV32IM)☆1,374Updated 3 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆899Updated 3 months ago
- SERV - The SErial RISC-V CPU☆1,494Updated this week
- A small, light weight, RISC CPU soft core☆1,363Updated 3 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,763Updated this week
- The RIFFA development repository☆801Updated 8 months ago
- Verilog library for ASIC and FPGA designers☆1,253Updated 9 months ago
- A template project for beginning new Chisel work☆619Updated last month
- Verilog AXI components for FPGA implementation☆1,624Updated this week
- Common SystemVerilog components☆578Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,679Updated 2 weeks ago
- Verilog AXI stream components for FPGA implementation☆780Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,826Updated this week
- A DDR3 memory controller in Verilog for various FPGAs☆420Updated 3 years ago