Alternatives and similar repositories for vivado-risc-v

Users that are interested in vivado-risc-v are comparing it to the libraries listed below

• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,176Updated 4 years ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,715Updated 5 months ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,384Updated last year
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,477Updated last month
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,107Updated last year
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,631Updated 4 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,168Updated 8 months ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆908Updated 4 years ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,945Updated 11 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,526Updated last year
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆893Updated 2 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,751Updated this week
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆603Updated last year
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,246Updated 4 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆870Updated 4 years ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆921Updated 2 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆704Updated last month
• KastnerRG / riffa
  The RIFFA development repository
  ☆862Updated last year
• chipsalliance / chisel-template
  A template project for beginning new Chisel work
  ☆689Updated this week
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆960Updated last year
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆717Updated 2 years ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆858Updated 11 months ago
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆536Updated last year
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆744Updated 4 years ago
• alexforencich / verilog-uart
  Verilog UART
  ☆532Updated 11 months ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆732Updated 5 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆558Updated 4 years ago
• pConst / basic_verilog
  Must-have verilog systemverilog modules
  ☆1,924Updated 6 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆680Updated 11 months ago
• WangXuan95 / USTC-RVSoC
  An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。
  ☆427Updated 2 years ago