Alternatives and similar repositories for vivado-risc-v:

Users that are interested in vivado-risc-v are comparing it to the libraries listed below

• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆980Updated 3 years ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,451Updated 5 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,251Updated 2 weeks ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,258Updated 11 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,665Updated last month
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆865Updated last year
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,034Updated last month
• KastnerRG / riffa
  The RIFFA development repository
  ☆810Updated 9 months ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,248Updated 9 months ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,022Updated 6 months ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆868Updated 4 years ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆769Updated 3 years ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,405Updated 3 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,509Updated this week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆821Updated last week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆794Updated last month
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆904Updated 4 months ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,087Updated last month
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆567Updated 7 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆596Updated 2 weeks ago
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆718Updated 3 years ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆429Updated 3 years ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆408Updated 6 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆597Updated last month
• chipsalliance / chisel-template
  A template project for beginning new Chisel work
  ☆629Updated 2 months ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,715Updated last month
• riscv-software-src / riscv-tests
  ☆969Updated this week
• alexforencich / verilog-uart
  Verilog UART
  ☆467Updated last month
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆479Updated last month
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆622Updated last week