Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
☆1,059Feb 14, 2026Updated last month
Alternatives and similar repositories for vivado-risc-v
Users that are interested in vivado-risc-v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wrapper for Rocket-Chip on FPGAs☆136Oct 5, 2022Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Updated this week
- Rocket Chip Generator☆3,722Feb 25, 2026Updated 3 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,111Mar 11, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,519Mar 11, 2026Updated last week
- RISC-V CPU Core (RV32IM)☆1,668Sep 18, 2021Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,024Jun 27, 2024Updated last year
- The Ultra-Low Power RISC-V Core☆1,774Aug 6, 2025Updated 7 months ago
- OpenXuantie - OpenC910 Core☆1,397Jun 28, 2024Updated last year
- Build your hardware, easily!☆3,773Mar 16, 2026Updated last week
- Verilog AXI components for FPGA implementation☆1,987Feb 27, 2025Updated last year
- Support for Rocket Chip on Zynq FPGAs☆419Jan 29, 2019Updated 7 years ago
- Run rocket-chip on FPGA☆77Nov 16, 2025Updated 4 months ago
- Chisel: A Modern Hardware Design Language☆4,611Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆878Mar 16, 2026Updated last week
- Berkeley's Spatial Array Generator☆1,251Updated this week
- ☆1,939Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,121Sep 10, 2024Updated last year
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,501Jan 7, 2026Updated 2 months ago
- Open source FPGA-based NIC and platform for in-network compute☆2,237Jul 5, 2024Updated last year
- Digital Design with Chisel☆899Mar 13, 2026Updated last week
- ☆660Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- Verilog PCI express components☆1,553Apr 26, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,003Mar 9, 2026Updated last week
- Linux on LiteX-VexRiscv☆694Mar 6, 2026Updated 2 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,157Feb 21, 2026Updated last month
- ☆13Jan 20, 2021Updated 5 years ago
- The OpenPiton Platform☆777Feb 25, 2026Updated 3 weeks ago
- Scala based HDL☆1,935Mar 16, 2026Updated last week
- Open-source high-performance RISC-V processor☆6,904Updated this week
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆653Jan 19, 2026Updated 2 months ago
- GNU toolchain for RISC-V, including GCC☆4,409Mar 13, 2026Updated last week
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 5 months ago