Alternatives and similar repositories for vivado-risc-v

Users that are interested in vivado-risc-v are comparing it to the libraries listed below

• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,053Updated 3 years ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,048Updated 10 months ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,540Updated 9 months ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆893Updated 4 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,086Updated last month
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,287Updated last year
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,496Updated 3 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,319Updated last week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆845Updated last week
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,377Updated last year
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆584Updated 11 months ago
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆734Updated 3 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,575Updated last week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,136Updated last month
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆924Updated 7 months ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,762Updated 4 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆818Updated 4 years ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆884Updated 2 years ago
• chipsalliance / chisel-template
  A template project for beginning new Chisel work
  ☆651Updated last month
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,893Updated this week
• KastnerRG / riffa
  The RIFFA development repository
  ☆838Updated last year
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆716Updated 4 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆634Updated this week
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆657Updated 2 years ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆409Updated 6 years ago
• riscv-software-src / riscv-tests
  ☆1,033Updated 3 weeks ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆810Updated 4 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆623Updated 4 months ago
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆582Updated 7 years ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆716Updated last month