Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
☆696Jul 16, 2025Updated last year
Alternatives and similar repositories for riscv_vhdl
Users that are interested in riscv_vhdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple RISC-V processor for use in FPGA designs.☆288Aug 19, 2024Updated 2 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆427Oct 30, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,013Nov 15, 2024Updated last year
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,303Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,634Oct 12, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,302Oct 13, 2026Updated 3 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated last month
- Verilog library for ASIC and FPGA designers☆1,439May 8, 2024Updated 2 years ago
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- 32-bit Superscalar RISC-V CPU☆1,329Sep 18, 2021Updated 5 years ago
- SERV - The SErial RISC-V CPU☆1,916Aug 25, 2026Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,320Updated this week
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- VHDL compiler and simulator☆905Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A small, light weight, RISC CPU soft core☆1,596Sep 16, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,184Updated this week
- mor1kx - an OpenRISC 1000 processor IP core☆594Jun 6, 2026Updated 5 months ago
- Rocket Chip Generator☆3,897Sep 13, 2026Updated last month
- Learn and build GPU RTL from scratch☆22Aug 1, 2025Updated last year
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- Support for Rocket Chip on Zynq FPGAs☆425Jan 29, 2019Updated 7 years ago
- A huge VHDL library for FPGA and digital ASIC development☆482Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- BaseJump STL: A Standard Template Library for SystemVerilog☆692Oct 28, 2026Updated last week
- Source files for SiFive's Freedom platforms☆1,148Jul 17, 2026Updated 3 months ago
- Hardware Description Languages☆1,184Oct 27, 2026Updated last week
- VHDL 2008/93/87 simulator☆2,917Updated this week
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆225Jan 23, 2020Updated 6 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,280Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,215Updated this week
- educational microarchitectures for risc-v isa☆759Sep 1, 2025Updated last year
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆467Oct 29, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,483Oct 23, 2026Updated 2 weeks ago
- The original high performance and small footprint system-on-chip based on Migen™☆342Jan 5, 2026Updated 10 months ago
- Basic RISC-V CPU implementation in VHDL.☆180Sep 13, 2020Updated 6 years ago
- An open-source microcontroller system based on RISC-V☆1,074Feb 6, 2024Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- RISC-V CPU Core (RV32IM)☆1,815Sep 18, 2021Updated 5 years ago
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago