sergeykhbr / riscv_vhdlLinks
Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
☆667Updated 3 weeks ago
Alternatives and similar repositories for riscv_vhdl
Users that are interested in riscv_vhdl are comparing it to the libraries listed below
Sorting:
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,080Updated 3 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆918Updated 7 months ago
- mor1kx - an OpenRISC 1000 processor IP core☆545Updated 2 months ago
- VeeR EH1 core☆883Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,135Updated 2 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,036Updated 3 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,568Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,300Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆708Updated last month
- Common SystemVerilog components☆627Updated this week
- A simple RISC-V processor for use in FPGA designs.☆275Updated 10 months ago
- RISC-V CPU Core☆337Updated last week
- RISC-V Formal Verification Framework☆602Updated 3 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 6 months ago
- educational microarchitectures for risc-v isa☆715Updated 3 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆556Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,600Updated 2 weeks ago
- RISC-V Cores, SoC platforms and SoCs☆885Updated 4 years ago
- Working Draft of the RISC-V Debug Specification Standard☆487Updated last month
- Bus bridges and other odds and ends☆568Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,308Updated this week
- SystemVerilog to Verilog conversion☆639Updated last month
- ☆567Updated this week
- Linux on LiteX-VexRiscv☆640Updated 2 weeks ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆580Updated 4 years ago
- Flexible Intermediate Representation for RTL☆745Updated 10 months ago
- A directory of Western Digital’s RISC-V SweRV Cores☆869Updated 5 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated last month
- The OpenPiton Platform☆710Updated last month
- Verilog library for ASIC and FPGA designers☆1,300Updated last year