Alternatives and similar repositories for riscv_vhdl

Users that are interested in riscv_vhdl are comparing it to the libraries listed below

• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆570Updated 4 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,158Updated 7 months ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆951Updated last year
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆918Updated 2 years ago
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆877Updated 5 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆618Updated 8 months ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆403Updated 6 months ago
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆600Updated 5 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,381Updated 3 weeks ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆758Updated 3 months ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆907Updated 4 years ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆283Updated last year
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆694Updated 3 weeks ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆677Updated 2 weeks ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆621Updated 3 years ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,496Updated last month
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆451Updated 7 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆754Updated 2 months ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆414Updated 6 years ago
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,385Updated last year
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆419Updated 2 weeks ago
• lowRISC / lowrisc-chip
  The root repo for lowRISC project and FPGA demos.
  ☆601Updated 2 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,728Updated 2 weeks ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,169Updated 4 years ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆693Updated last month
• enjoy-digital / litedram
  Small footprint and configurable DRAM core
  ☆462Updated 3 weeks ago
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆533Updated last year
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆636Updated this week
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆606Updated 7 years ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆336Updated last year