Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
☆697Jul 16, 2025Updated last year
Alternatives and similar repositories for riscv_vhdl
Users that are interested in riscv_vhdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple RISC-V processor for use in FPGA designs.☆287Aug 19, 2024Updated 2 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆426Oct 10, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,007Nov 15, 2024Updated last year
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,295Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,626Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,287Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,392Sep 7, 2026Updated last month
- VHDL compiler and simulator☆897Updated this week
- 32-bit Superscalar RISC-V CPU☆1,315Sep 18, 2021Updated 5 years ago
- Verilog library for ASIC and FPGA designers☆1,442May 8, 2024Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,314Updated this week
- SERV - The SErial RISC-V CPU☆1,902Aug 25, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,160Updated this week
- Rocket Chip Generator☆3,886Sep 13, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- RISC-V CPU Core☆453Jun 24, 2025Updated last year
- mor1kx - an OpenRISC 1000 processor IP core☆593Jun 6, 2026Updated 4 months ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- Support for Rocket Chip on Zynq FPGAs☆425Jan 29, 2019Updated 7 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆224Jan 23, 2020Updated 6 years ago
- A small, light weight, RISC CPU soft core☆1,593Sep 16, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆645Sep 14, 2026Updated last month
- Hardware Description Languages☆1,180Jul 9, 2026Updated 3 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,261Oct 8, 2026Updated last week
- educational microarchitectures for risc-v isa☆759Sep 1, 2025Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- Source files for SiFive's Freedom platforms☆1,148Jul 17, 2026Updated 3 months ago
- Learn and build GPU RTL from scratch☆22Aug 1, 2025Updated last year
- VHDL 2008/93/87 simulator☆2,908Updated this week
- A Linux-capable RISC-V multicore for and by the world☆838Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Oct 8, 2026Updated last week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆466Apr 22, 2026Updated 5 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆72Feb 13, 2025Updated last year
- A huge VHDL library for FPGA and digital ASIC development☆480Updated this week
- Basic RISC-V CPU implementation in VHDL.☆179Sep 13, 2020Updated 6 years ago
- An open-source microcontroller system based on RISC-V☆1,071Feb 6, 2024Updated 2 years ago
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated 2 months ago
- A 32-bit RISC-V soft processor☆329Jan 26, 2026Updated 8 months ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆387Jul 12, 2017Updated 9 years ago