Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
☆694Jul 16, 2025Updated last year
Alternatives and similar repositories for riscv_vhdl
Users that are interested in riscv_vhdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple RISC-V processor for use in FPGA designs.☆288Aug 19, 2024Updated last year
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆425Jul 10, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆995Nov 15, 2024Updated last year
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,236Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,598May 12, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,227Feb 11, 2026Updated 6 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,339Jul 31, 2026Updated 2 weeks ago
- VHDL compiler and simulator☆872Updated this week
- 32-bit Superscalar RISC-V CPU☆1,290Sep 18, 2021Updated 4 years ago
- Verilog library for ASIC and FPGA designers☆1,436May 8, 2024Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,275May 29, 2026Updated 2 months ago
- SERV - The SErial RISC-V CPU☆1,862Jul 10, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,067Updated this week
- Rocket Chip Generator☆3,846Jun 2, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The root repo for lowRISC project and FPGA demos.☆602Aug 3, 2023Updated 3 years ago
- RISC-V CPU Core☆443Jun 24, 2025Updated last year
- mor1kx - an OpenRISC 1000 processor IP core☆586Jun 6, 2026Updated 2 months ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- Support for Rocket Chip on Zynq FPGAs☆422Jan 29, 2019Updated 7 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆224Jan 23, 2020Updated 6 years ago
- A small, light weight, RISC CPU soft core☆1,574Dec 8, 2025Updated 8 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆631Jul 24, 2026Updated 3 weeks ago
- Hardware Description Languages☆1,166Jul 9, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,218Updated this week
- educational microarchitectures for risc-v isa☆753Sep 1, 2025Updated 11 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- Source files for SiFive's Freedom platforms☆1,145Jul 17, 2026Updated last month
- Learn and build GPU RTL from scratch☆22Aug 1, 2025Updated last year
- VHDL 2008/93/87 simulator☆2,865Updated this week
- A Linux-capable RISC-V multicore for and by the world☆826Jul 13, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆457Apr 22, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆71Feb 13, 2025Updated last year
- A huge VHDL library for FPGA and digital ASIC development☆476Updated this week
- Basic RISC-V CPU implementation in VHDL.☆177Sep 13, 2020Updated 5 years ago
- An open-source microcontroller system based on RISC-V☆1,059Feb 6, 2024Updated 2 years ago
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated last week
- A 32-bit RISC-V soft processor☆327Jan 26, 2026Updated 6 months ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆382Jul 12, 2017Updated 9 years ago