li3tuo4 / rc-fpga-zcuLinks
Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)
☆63Updated 2 years ago
Alternatives and similar repositories for rc-fpga-zcu
Users that are interested in rc-fpga-zcu are comparing it to the libraries listed below
Sorting:
- Wrapper for Rocket-Chip on FPGAs☆137Updated 2 years ago
- ☆81Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Comment on the rocket-chip source code☆180Updated 6 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated 2 months ago
- Chisel Learning Journey☆110Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆105Updated 3 months ago
- A dynamic verification library for Chisel.☆155Updated 10 months ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆57Updated last year
- RISC-V Virtual Prototype☆177Updated 9 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆137Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated 3 weeks ago
- Public release☆57Updated 6 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated 11 months ago
- ☆88Updated 2 years ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆53Updated 4 years ago
- BlackParrot on Zynq☆46Updated 6 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆181Updated this week
- ☆66Updated 3 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- SystemC/TLM-2.0 Co-simulation framework☆255Updated 3 months ago