Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)
☆65Mar 21, 2023Updated 3 years ago
Alternatives and similar repositories for rc-fpga-zcu
Users that are interested in rc-fpga-zcu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of a 32-bit single core risc-v platfrom for Xilinx zcu102 board☆13Nov 5, 2019Updated 6 years ago
- CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontroller…☆11Jul 21, 2020Updated 6 years ago
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 7 years ago
- Support for Rocket Chip on Zynq FPGAs☆424Jan 29, 2019Updated 7 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆24Mar 25, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆14Mar 13, 2023Updated 3 years ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆109Nov 14, 2018Updated 7 years ago
- Adelie's source code☆12Mar 2, 2022Updated 4 years ago
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆16Jul 20, 2023Updated 3 years ago
- ☆13Jan 20, 2021Updated 5 years ago
- kMVX: Detecting Kernel Information Leaks with Multi-variant Execution☆23Aug 30, 2019Updated 7 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- HW: A beermat-sized PCB with FPGA, SDRAM, Hi-Speed USB & 50 FPGA I/Os☆32Mar 3, 2014Updated 12 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆36Dec 14, 2025Updated 9 months ago
- OpenDLA for trying the demo and FPGA solution☆17Jul 28, 2022Updated 4 years ago
- minimal code to access ps DDR from PL☆23Oct 18, 2019Updated 6 years ago
- Adaptive Callsite-sensitive Control Flow Integrity - EuroS&P'19☆21Dec 12, 2022Updated 3 years ago
- Official Code For Dual Grained Quantization: Efficient Fine-Grained Quantization for LLM☆14Dec 27, 2023Updated 2 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- ☆13Jun 9, 2022Updated 4 years ago
- The source code of "Agents of Autonomy: A Systematic Study of Robotics on Modern Hardware" paper☆31Dec 18, 2023Updated 2 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆30Mar 24, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆82Feb 13, 2022Updated 4 years ago
- 文档编写☆14Sep 19, 2020Updated 6 years ago
- Xilinx ZynqMP AXI-ACP Adapter☆21May 18, 2026Updated 4 months ago
- ☆15Jul 7, 2020Updated 6 years ago
- ☆24Feb 11, 2021Updated 5 years ago
- Zynq Workshop for Beginners☆32May 21, 2015Updated 11 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆13Dec 18, 2017Updated 8 years ago
- ☆79Aug 7, 2026Updated last month
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆513Aug 3, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,121Updated this week
- ☆14May 16, 2025Updated last year
- ☆84Jun 1, 2022Updated 4 years ago
- Binary translation in Rust☆12Jun 22, 2020Updated 6 years ago
- Fully Hardware-Based Stochastic Neural Network☆23Jan 23, 2025Updated last year
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 2 months ago
- Compiling finite generators to digital logic. WIP☆13Aug 24, 2020Updated 6 years ago