li3tuo4 / rc-fpga-zcuLinks
Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)
☆64Updated 2 years ago
Alternatives and similar repositories for rc-fpga-zcu
Users that are interested in rc-fpga-zcu are comparing it to the libraries listed below
Sorting:
- Wrapper for Rocket-Chip on FPGAs☆138Updated 3 years ago
- ☆82Updated last year
- Comment on the rocket-chip source code☆179Updated 7 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- Chisel Learning Journey☆111Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆72Updated last year
- ☆88Updated 2 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆76Updated 3 weeks ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆36Updated 6 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆112Updated last month
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆59Updated 2 years ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- Run rocket-chip on FPGA☆76Updated last month
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆56Updated 4 years ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆140Updated 2 years ago
- ☆66Updated 3 years ago
- RiVEC Bencmark Suite☆126Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆189Updated 3 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆144Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated 2 weeks ago
- The Task Parallel System Composer (TaPaSCo)☆115Updated this week
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 3 years ago
- An open-source UCIe controller implementation☆79Updated last week