li3tuo4 / rc-fpga-zcuView external linksLinks
Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)
☆64Mar 21, 2023Updated 2 years ago
Alternatives and similar repositories for rc-fpga-zcu
Users that are interested in rc-fpga-zcu are comparing it to the libraries listed below
Sorting:
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 6 years ago
- Wrapper for Rocket-Chip on FPGAs☆137Oct 5, 2022Updated 3 years ago
- Support for Rocket Chip on Zynq FPGAs☆415Jan 29, 2019Updated 7 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆24Mar 25, 2019Updated 6 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆107Nov 14, 2018Updated 7 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated 2 weeks ago
- ☆13Feb 13, 2021Updated 5 years ago
- Binary translation in Rust☆13Jun 22, 2020Updated 5 years ago
- HW: A beermat-sized PCB with FPGA, SDRAM, Hi-Speed USB & 50 FPGA I/Os☆32Mar 3, 2014Updated 11 years ago
- Docker installation of Vivado tooling☆35Feb 10, 2026Updated last week
- Official Code For Dual Grained Quantization: Efficient Fine-Grained Quantization for LLM☆14Dec 27, 2023Updated 2 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆11Dec 5, 2018Updated 7 years ago
- PKU CompNet'19 Lab 2 - Homebrew TCP☆12Nov 29, 2019Updated 6 years ago
- Adelie's source code☆12Mar 2, 2022Updated 3 years ago
- ☆15Jul 7, 2020Updated 5 years ago
- ☆13Jan 20, 2021Updated 5 years ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- ☆14Mar 13, 2023Updated 2 years ago
- ☆10Jun 9, 2022Updated 3 years ago
- OpenDLA for trying the demo and FPGA solution☆17Jul 28, 2022Updated 3 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆14Dec 18, 2017Updated 8 years ago
- ☆34Dec 14, 2025Updated 2 months ago
- Open source zynq platform☆18May 25, 2018Updated 7 years ago
- Xilinx ZynqMP AXI-ACP Adapter☆20May 13, 2025Updated 9 months ago
- ruby ROS client.☆28Aug 15, 2017Updated 8 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15☆22Dec 22, 2020Updated 5 years ago
- Smart camera with OV 7670 and Zynq☆48May 17, 2022Updated 3 years ago
- minimal code to access ps DDR from PL☆22Oct 18, 2019Updated 6 years ago
- ☆70Jul 24, 2025Updated 6 months ago
- kMVX: Detecting Kernel Information Leaks with Multi-variant Execution☆22Aug 30, 2019Updated 6 years ago
- 2-channel microcontroller servo with EEM and Ethernet based on STM32 CPU☆22Jun 22, 2023Updated 2 years ago
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Jul 20, 2023Updated 2 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆20Apr 12, 2023Updated 2 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆76Feb 13, 2022Updated 4 years ago
- A naive verilog/systemverilog formatter☆21Mar 22, 2025Updated 10 months ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆1,050Updated this week
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆448Aug 3, 2024Updated last year
- ☆21Feb 3, 2023Updated 3 years ago
- ☆22Oct 24, 2020Updated 5 years ago