RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards
☆109Nov 14, 2018Updated 7 years ago
Alternatives and similar repositories for parallella-riscv
Users that are interested in parallella-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 10 years ago
- RISC-V Rocket on the Digilent Zybo Board☆21Aug 6, 2014Updated 12 years ago
- Yocto layer to support the Parallella board from Adapteva☆20Oct 20, 2019Updated 7 years ago
- A Simple to use build environment for parallella using yocto☆13Jul 28, 2025Updated last year
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Support for Rocket Chip on Zynq FPGAs☆425Jan 29, 2019Updated 7 years ago
- Share JTAG chain within RISCV core and Xilinx FPGA.☆10Sep 17, 2019Updated 7 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆13Dec 26, 2024Updated last year
- 💾 FreeRTOS port for the NEORV32 RISC-V Processor.☆16Updated this week
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- ☆11Aug 1, 2021Updated 5 years ago
- The robot base on ZedBoard☆16Jul 3, 2014Updated 12 years ago
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- Wrapper for Rocket-Chip on FPGAs☆142Oct 5, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆51Jan 31, 2022Updated 4 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆65Mar 21, 2023Updated 3 years ago
- BSP implementation for the Parallella; the world's smallest supercomputer☆27Apr 3, 2017Updated 9 years ago
- Linux Kernel forked from ADI (with latest ADI HDMI drivers)☆69Sep 15, 2019Updated 7 years ago
- BTSDK (headers, libraries, chip and BSP files, peer/host applications, build tools and utils).☆12Oct 14, 2020Updated 6 years ago
- START HERE! FPGA and Linux Development Combined☆24Jan 29, 2017Updated 9 years ago
- ☆19Dec 15, 2023Updated 2 years ago
- educational microarchitectures for risc-v isa☆68Feb 18, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆695Jul 16, 2025Updated last year
- A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]☆11Oct 19, 2014Updated 12 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆224Jan 23, 2020Updated 6 years ago
- An optimized C library for math, parallel processing and data movement☆317Oct 5, 2020Updated 6 years ago
- A small 32-bit implementation of the RISC-V architecture☆34Aug 21, 2026Updated 2 months ago
- Sample minimal Vivado project for Parallella FPGA☆46May 15, 2016Updated 10 years ago
- Top level for the November shuttle☆13Nov 20, 2021Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- ☆22Oct 24, 2020Updated 6 years ago
- Connecting FPGA and MCU using Ethernet RMII☆22Jan 23, 2016Updated 10 years ago
- Library of various community contributed Parallella board admin scripts and programs☆39Dec 19, 2016Updated 9 years ago
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 6 years ago
- Verilog library for ASIC and FPGA designers☆1,441May 8, 2024Updated 2 years ago
- Tutorial on installing QEMU to simulate Zynq Devices with Petalinux☆24Jun 6, 2017Updated 9 years ago