eliaskousk / parallella-riscvLinks
RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards
☆104Updated 6 years ago
Alternatives and similar repositories for parallella-riscv
Users that are interested in parallella-riscv are comparing it to the libraries listed below
Sorting:
- Yet Another RISC-V Implementation☆98Updated last year
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Connectal is a framework for software-driven hardware development.☆174Updated 2 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 6 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97Updated 3 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆80Updated 6 years ago
- ☆88Updated 2 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆172Updated 5 years ago
- Python tools for Vivado Projects☆72Updated 6 years ago
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- Python-based hardware modeling framework☆244Updated 5 years ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 4 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- A Tiny Processor Core☆113Updated 3 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Core description files for FuseSoC☆124Updated 5 years ago
- ☆67Updated 4 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated last week