eliaskousk / parallella-riscvView external linksLinks
RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards
☆107Nov 14, 2018Updated 7 years ago
Alternatives and similar repositories for parallella-riscv
Users that are interested in parallella-riscv are comparing it to the libraries listed below
Sorting:
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 9 years ago
- A Simple to use build environment for parallella using yocto☆13Jul 28, 2025Updated 6 months ago
- START HERE! FPGA and Linux Development Combined☆23Jan 29, 2017Updated 9 years ago
- RISC-V Rocket on the Digilent Zybo Board☆21Aug 6, 2014Updated 11 years ago
- Sample minimal Vivado project for Parallella FPGA☆45May 15, 2016Updated 9 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Jan 31, 2022Updated 4 years ago
- Wrapper for Rocket-Chip on FPGAs☆137Oct 5, 2022Updated 3 years ago
- Support for Rocket Chip on Zynq FPGAs☆415Jan 29, 2019Updated 7 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- BSP implementation for the Parallella; the world's smallest supercomputer☆27Apr 3, 2017Updated 8 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 2 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆107Aug 10, 2023Updated 2 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆682Jul 16, 2025Updated 7 months ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆64Mar 21, 2023Updated 2 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- Library of various community contributed Parallella board admin scripts and programs☆39Dec 19, 2016Updated 9 years ago
- Generic Logic Interfacing Project☆48Jul 29, 2020Updated 5 years ago
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 5 years ago
- educational microarchitectures for risc-v isa☆67Feb 18, 2019Updated 6 years ago
- Official U-Boot package for Parallella☆41May 8, 2015Updated 10 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆97May 24, 2022Updated 3 years ago
- Chisel components for FPGA projects☆128Sep 19, 2023Updated 2 years ago
- Eclipse based IDE for RISC-V bare metal software development.☆20Nov 21, 2019Updated 6 years ago
- 300 MHz to 3800 MHz TCVR daughter card for the Parallella board☆18Aug 28, 2014Updated 11 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆39Mar 14, 2015Updated 10 years ago
- ☆24Aug 9, 2022Updated 3 years ago
- OmniXtend cache coherence protocol☆82Jun 10, 2025Updated 8 months ago
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- Parallel Array of Simple Cores. Multicore processor.☆100May 16, 2019Updated 6 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆27Aug 10, 2020Updated 5 years ago
- ☆22Oct 24, 2020Updated 5 years ago
- ROACH2 hardware gerbers, layout and bom☆11May 31, 2013Updated 12 years ago
- An AMD am2901 4-bit ALU slice☆10Feb 14, 2023Updated 3 years ago
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 8 years ago