RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards
☆109Nov 14, 2018Updated 7 years ago
Alternatives and similar repositories for parallella-riscv
Users that are interested in parallella-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 9 years ago
- RISC-V Rocket on the Digilent Zybo Board☆21Aug 6, 2014Updated 11 years ago
- A Simple to use build environment for parallella using yocto☆13Jul 28, 2025Updated 10 months ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- Official U-Boot package for Parallella☆41May 8, 2015Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Wrapper for Rocket-Chip on FPGAs☆138Oct 5, 2022Updated 3 years ago
- Support for Rocket Chip on Zynq FPGAs☆422Jan 29, 2019Updated 7 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆50Jan 31, 2022Updated 4 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- START HERE! FPGA and Linux Development Combined☆24Jan 29, 2017Updated 9 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆65Mar 21, 2023Updated 3 years ago
- BSP implementation for the Parallella; the world's smallest supercomputer☆27Apr 3, 2017Updated 9 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 9 years ago
- Library of various community contributed Parallella board admin scripts and programs☆39Dec 19, 2016Updated 9 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Sample minimal Vivado project for Parallella FPGA☆45May 15, 2016Updated 10 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆223Jan 23, 2020Updated 6 years ago
- Linux Kernel forked from ADI (with latest ADI HDMI drivers)☆69Sep 15, 2019Updated 6 years ago
- A small 32-bit implementation of the RISC-V architecture☆33Apr 10, 2026Updated last month
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 6 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆687Jul 16, 2025Updated 10 months ago
- An optimized C library for math, parallel processing and data movement☆318Oct 5, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆22Oct 24, 2020Updated 5 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Oct 4, 2018Updated 7 years ago
- educational microarchitectures for risc-v isa☆67Feb 18, 2019Updated 7 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆99May 24, 2022Updated 4 years ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆40Mar 14, 2015Updated 11 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆28Aug 10, 2020Updated 5 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Nov 6, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog implementation of a simple riscv cpu☆19Oct 28, 2021Updated 4 years ago
- Erlang/OTP on Adapteva's Epiphany☆22Mar 7, 2018Updated 8 years ago
- Verilog library for ASIC and FPGA designers☆1,419May 8, 2024Updated 2 years ago
- 300 MHz to 3800 MHz TCVR daughter card for the Parallella board☆18Aug 28, 2014Updated 11 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- The robot base on ZedBoard☆16Jul 3, 2014Updated 11 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago