eliaskousk / parallella-riscvLinks
RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards
☆101Updated 6 years ago
Alternatives and similar repositories for parallella-riscv
Users that are interested in parallella-riscv are comparing it to the libraries listed below
Sorting:
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- ☆63Updated 6 years ago
- ☆59Updated 4 years ago
- Yet Another RISC-V Implementation☆93Updated 9 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆175Updated last month
- Chisel Learning Journey☆109Updated 2 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 11 months ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆158Updated 4 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated last year
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- openHMC - an open source Hybrid Memory Cube Controller☆49Updated 9 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆96Updated 3 years ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆36Updated 5 years ago
- A Tiny Processor Core☆110Updated last month
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆98Updated 3 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago