esperantotech / boom-templateLinks
A template for building new projects/platforms using the BOOM core.
☆24Updated 6 years ago
Alternatives and similar repositories for boom-template
Users that are interested in boom-template are comparing it to the libraries listed below
Sorting:
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆178Updated 2 months ago
- ☆81Updated last year
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆36Updated 5 years ago
- Comment on the rocket-chip source code☆180Updated 6 years ago
- Chisel Learning Journey☆109Updated 2 years ago
- OmniXtend cache coherence protocol☆82Updated last month
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆62Updated 2 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆88Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆71Updated last month
- RiscyOO: RISC-V Out-of-Order Processor☆159Updated 5 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆69Updated last year
- Examples for creating AXI-interfaced peripherals in Chisel☆77Updated 9 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Connectal is a framework for software-driven hardware development.☆171Updated last year
- RISC-V Torture Test☆195Updated last year
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆102Updated 6 years ago
- QEMU libsystemctlm-soc co-simulation demos.☆150Updated 2 months ago
- Provides dot visualizations of chisel/firrtl circuits☆120Updated 2 years ago
- ☆49Updated 2 months ago
- Chisel implementation of AES☆23Updated 5 years ago
- ☆89Updated 3 years ago