A template for building new projects/platforms using the BOOM core.
☆24Jan 14, 2019Updated 7 years ago
Alternatives and similar repositories for boom-template
Users that are interested in boom-template are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Support for Rocket Chip on Zynq FPGAs☆40Apr 24, 2019Updated 7 years ago
- Documentation for the BOOM processor☆47Mar 8, 2017Updated 9 years ago
- Support for Rocket Chip on Zynq FPGAs☆422Jan 29, 2019Updated 7 years ago
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 9 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- AWS Shell for FireSim☆13Nov 13, 2024Updated last year
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆37Oct 23, 2019Updated 6 years ago
- The system call intercepting library☆23Sep 18, 2022Updated 3 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆15Nov 3, 2021Updated 4 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆50Jan 12, 2023Updated 3 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The root repo for lowRISC project and FPGA demos.☆600Aug 3, 2023Updated 2 years ago
- Scheduler scoreboard is a single toolkit to capture and report all the data related to the Linux Kernel Scheduler which can help analyze …☆17Feb 14, 2025Updated last year
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- RISC-V Packed SIMD Extension☆174Jun 28, 2026Updated last week
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- This repository provides code source used in the paper: A Mean Field Theory of Quantized Deep Networks: The Quantization-Depth Trade-Off☆13May 30, 2019Updated 7 years ago
- Chisel Cheatsheet☆37Apr 13, 2023Updated 3 years ago
- Simple UVM environment for experimenting with Verilator.☆39Updated this week
- educational microarchitectures for risc-v isa☆749Sep 1, 2025Updated 10 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Experiments with fixed function renderers and SpinalHDL☆60Updated this week
- ☆23Nov 12, 2020Updated 5 years ago
- A time-predictable processor for mixed-criticality systems☆62Nov 7, 2024Updated last year
- understanding the tinyfpga bootloader☆25Apr 22, 2018Updated 8 years ago
- Porting OpenWrt to RISC-V - please check https://github.com/xfguo/riscv-openwrt-port for full instructions.☆54Nov 2, 2018Updated 7 years ago
- ☆10Nov 12, 2019Updated 6 years ago
- CS 468 Final Project: Implement more caffe layers to do OGN-based auto-encoder and GAN experiments☆11Sep 18, 2017Updated 8 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- Porting FreeRTOS to QEMU(-M virt -cpu cortex-a57)☆11Aug 29, 2018Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- BSC Development Workstation (BDW)☆33May 1, 2026Updated 2 months ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆11Jun 19, 2026Updated 2 weeks ago
- ☆12Apr 8, 2021Updated 5 years ago
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,194Jun 26, 2026Updated last week
- This project contains a set of scripts to facilitate the setup of the Jetson Nano for doing Deep Learning with Tensorflow 2.0 (and also w…☆11Oct 25, 2019Updated 6 years ago