esperantotech / boom-templateLinks
A template for building new projects/platforms using the BOOM core.
☆24Updated 6 years ago
Alternatives and similar repositories for boom-template
Users that are interested in boom-template are comparing it to the libraries listed below
Sorting:
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Chisel Learning Journey☆111Updated 2 years ago
- Comment on the rocket-chip source code☆179Updated 7 years ago
- ☆110Updated 7 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆165Updated 5 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆64Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 6 years ago
- ☆81Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆180Updated 7 months ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆71Updated last year
- CVA6 SDK containing RISC-V tools and Buildroot☆75Updated last week
- ☆51Updated 2 months ago
- A time-predictable processor for mixed-criticality systems☆60Updated last year
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- ☆89Updated 3 months ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Lipsi: Probably the Smallest Processor in the World☆88Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆107Updated 2 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆105Updated 7 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- RISC-V Torture Test☆204Updated last year
- RISC-V architecture concurrency model litmus tests☆93Updated 6 months ago
- Connectal is a framework for software-driven hardware development.☆176Updated 2 years ago