A template for building new projects/platforms using the BOOM core.
☆25Jan 14, 2019Updated 7 years ago
Alternatives and similar repositories for boom-template
Users that are interested in boom-template are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documentation for the BOOM processor☆47Mar 8, 2017Updated 9 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago
- Support for Rocket Chip on Zynq FPGAs☆422Jan 29, 2019Updated 7 years ago
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 9 years ago
- RISC-V Static Binary Translator☆18Mar 6, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆37Oct 23, 2019Updated 6 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆15Nov 3, 2021Updated 4 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆50Jan 12, 2023Updated 3 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 3 years ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Scheduler scoreboard is a single toolkit to capture and report all the data related to the Linux Kernel Scheduler which can help analyze …☆17Feb 14, 2025Updated last year
- RISC-V Packed SIMD Extension☆171May 13, 2026Updated 2 weeks ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- Chisel Cheatsheet☆37Apr 13, 2023Updated 3 years ago
- Simple UVM environment for experimenting with Verilator.☆39Apr 29, 2026Updated 3 weeks ago
- educational microarchitectures for risc-v isa☆748Sep 1, 2025Updated 8 months ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 7 years ago
- ☆22Nov 12, 2020Updated 5 years ago
- A time-predictable processor for mixed-criticality systems☆61Nov 7, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Source code form the Parallella Chronicles Blog☆15Jul 25, 2015Updated 10 years ago
- ☆10Nov 12, 2019Updated 6 years ago
- CS 468 Final Project: Implement more caffe layers to do OGN-based auto-encoder and GAN experiments☆11Sep 18, 2017Updated 8 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- ☆30Aug 19, 2019Updated 6 years ago
- BSC Development Workstation (BDW)☆33May 1, 2026Updated 3 weeks ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆10May 20, 2022Updated 4 years ago
- ☆12Apr 8, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,164Mar 11, 2026Updated 2 months ago
- 👌 This linter plugin for SublimeLinter provides an interface to Verilator (Verilog Simulator)☆16May 14, 2026Updated last week
- ☆12Dec 23, 2025Updated 5 months ago
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- 链家二手房挂牌价爬虫☆10Jul 6, 2022Updated 3 years ago
- Ressources for Boinformatics Trainings☆13Nov 20, 2023Updated 2 years ago