A template for building new projects/platforms using the BOOM core.
☆24Jan 14, 2019Updated 7 years ago
Alternatives and similar repositories for boom-template
Users that are interested in boom-template are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Support for Rocket Chip on Zynq FPGAs☆40Apr 24, 2019Updated 7 years ago
- Documentation for the BOOM processor☆47Mar 8, 2017Updated 9 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆16Jun 15, 2016Updated 10 years ago
- Support for Rocket Chip on Zynq FPGAs☆425Jan 29, 2019Updated 7 years ago
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 10 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- RISC-V Static Binary Translator☆18Mar 6, 2019Updated 7 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆36Oct 23, 2019Updated 6 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆50Jan 12, 2023Updated 3 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆15Nov 3, 2021Updated 4 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆36Jul 15, 2024Updated 2 years ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- RISC-V Packed SIMD Extension☆183Oct 4, 2026Updated last week
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- Lab Material for CAE☆45Jan 6, 2026Updated 9 months ago
- This repository provides code source used in the paper: A Mean Field Theory of Quantized Deep Networks: The Quantization-Depth Trade-Off☆13May 30, 2019Updated 7 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 8 years ago
- educational microarchitectures for risc-v isa☆759Sep 1, 2025Updated last year
- Experiments with fixed function renderers and ChiselHDL☆61Oct 6, 2026Updated last week
- Source code form the Parallella Chronicles Blog☆15Jul 25, 2015Updated 11 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆23Nov 12, 2020Updated 5 years ago
- A time-predictable processor for mixed-criticality systems☆64Nov 7, 2024Updated last year
- ☆17Sep 14, 2023Updated 3 years ago
- CS 468 Final Project: Implement more caffe layers to do OGN-based auto-encoder and GAN experiments☆11Sep 18, 2017Updated 9 years ago
- ☆31Aug 19, 2019Updated 7 years ago
- Porting OpenWrt to RISC-V - please check https://github.com/xfguo/riscv-openwrt-port for full instructions.☆54Nov 2, 2018Updated 7 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- BSC Development Workstation (BDW)☆34Sep 26, 2026Updated 2 weeks ago
- ☆10Nov 12, 2019Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 10 years ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆11Jun 19, 2026Updated 3 months ago
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- Scheduler scoreboard is a single toolkit to capture and report all the data related to the Linux Kernel Scheduler which can help analyze …☆16Feb 14, 2025Updated last year
- ☆12Apr 8, 2021Updated 5 years ago
- Light Cube using PYNQ☆10Aug 4, 2018Updated 8 years ago
- This project contains a set of scripts to facilitate the setup of the Jetson Nano for doing Deep Learning with Tensorflow 2.0 (and also w…☆11Oct 25, 2019Updated 6 years ago