A template for building new projects/platforms using the BOOM core.
☆24Jan 14, 2019Updated 7 years ago
Alternatives and similar repositories for boom-template
Users that are interested in boom-template are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Support for Rocket Chip on Zynq FPGAs☆40Apr 24, 2019Updated 7 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 10 years ago
- Support for Rocket Chip on Zynq FPGAs☆422Jan 29, 2019Updated 7 years ago
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 9 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆37Oct 23, 2019Updated 6 years ago
- The system call intercepting library☆23Sep 18, 2022Updated 3 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆15Nov 3, 2021Updated 4 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- The root repo for lowRISC project and FPGA demos.☆600Aug 3, 2023Updated 2 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- Simple UVM environment for experimenting with Verilator.☆39Apr 29, 2026Updated last month
- educational microarchitectures for risc-v isa☆749Sep 1, 2025Updated 9 months ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 7 years ago
- ☆22Nov 12, 2020Updated 5 years ago
- A time-predictable processor for mixed-criticality systems☆62Nov 7, 2024Updated last year
- Source code form the Parallella Chronicles Blog☆15Jul 25, 2015Updated 10 years ago
- understanding the tinyfpga bootloader☆25Apr 22, 2018Updated 8 years ago
- Porting OpenWrt to RISC-V - please check https://github.com/xfguo/riscv-openwrt-port for full instructions.☆54Nov 2, 2018Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆10Nov 12, 2019Updated 6 years ago
- CS 468 Final Project: Implement more caffe layers to do OGN-based auto-encoder and GAN experiments☆11Sep 18, 2017Updated 8 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- ☆30Aug 19, 2019Updated 6 years ago
- BSC Development Workstation (BDW)☆33May 1, 2026Updated last month
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆11May 20, 2022Updated 4 years ago
- ☆12Apr 8, 2021Updated 5 years ago
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,181Mar 11, 2026Updated 3 months ago
- 👌 This linter plugin for SublimeLinter provides an interface to Verilator (Verilog Simulator)☆16May 14, 2026Updated last month
- ☆12Jun 9, 2026Updated last week
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- 链家二手房挂牌价爬虫☆10Jul 6, 2022Updated 3 years ago
- A 4x4x4 Tic-Tac-Toe game suitable for porting to embedded hardware platforms☆11Sep 6, 2017Updated 8 years ago
- 自学STM32☆17Dec 3, 2013Updated 12 years ago