esperantotech / boom-template
A template for building new projects/platforms using the BOOM core.
☆24Updated 6 years ago
Alternatives and similar repositories for boom-template:
Users that are interested in boom-template are comparing it to the libraries listed below
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 4 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 5 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆63Updated 9 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆65Updated 8 months ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆35Updated 5 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 4 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- ☆46Updated 2 weeks ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- OmniXtend cache coherence protocol☆79Updated 4 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- RISC-V architecture concurrency model litmus tests☆75Updated last year
- ☆79Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆173Updated 8 months ago
- ☆83Updated this week
- RiscyOO: RISC-V Out-of-Order Processor☆155Updated 4 years ago
- ☆86Updated 2 years ago
- Virtio implementation in SystemVerilog☆47Updated 7 years ago
- ☆13Updated 4 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- SoCRocket - Core Repository☆35Updated 8 years ago
- ☆109Updated 6 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year