esperantotech / boom-templateView external linksLinks
A template for building new projects/platforms using the BOOM core.
☆25Jan 14, 2019Updated 7 years ago
Alternatives and similar repositories for boom-template
Users that are interested in boom-template are comparing it to the libraries listed below
Sorting:
- Support for Rocket Chip on Zynq FPGAs☆40Apr 24, 2019Updated 6 years ago
- Documentation for the BOOM processor☆47Mar 8, 2017Updated 8 years ago
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 9 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Nov 3, 2021Updated 4 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- Support for Rocket Chip on Zynq FPGAs☆415Jan 29, 2019Updated 7 years ago
- The system call intercepting library☆23Sep 18, 2022Updated 3 years ago
- ☆30Aug 19, 2019Updated 6 years ago
- ☆22Nov 12, 2020Updated 5 years ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 6 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- A time-predictable processor for mixed-criticality systems☆60Nov 7, 2024Updated last year
- BSC Development Workstation (BDW)☆32Nov 9, 2025Updated 3 months ago
- Chisel Cheatsheet☆35Apr 13, 2023Updated 2 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 2 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- RISC-V GPGPU☆36Mar 6, 2020Updated 5 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Jan 10, 2026Updated last month
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- ☆12Jul 3, 2018Updated 7 years ago
- RISC-V Packed SIMD Extension☆157Feb 5, 2026Updated last week
- msfinance offers Pythonic way to download market data from morningstar.com☆15Feb 15, 2025Updated 11 months ago
- Implementation of Tagged Memory security policies into Rocket Core☆10Nov 8, 2016Updated 9 years ago
- build and package Inkscape on macOS☆10Dec 11, 2025Updated 2 months ago
- ScummVM main repository☆10Jan 1, 2026Updated last month
- Vim plugin for Bluespec SystemVerilog (BSV)☆11Nov 8, 2020Updated 5 years ago
- Map large-scale single cells to the exact spatial locations☆15Jun 12, 2025Updated 8 months ago
- This project contains a set of scripts to facilitate the setup of the Jetson Nano for doing Deep Learning with Tensorflow 2.0 (and also w…☆11Oct 25, 2019Updated 6 years ago
- Medium Access Control layer of 802.15.4☆13Nov 14, 2014Updated 11 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- Light Cube using PYNQ☆10Aug 4, 2018Updated 7 years ago
- ☆110Oct 19, 2018Updated 7 years ago
- ☆10Mar 20, 2021Updated 4 years ago
- Preserve/Generate good formatting when exporting to *.xlsx, *.yaml, *.json and when updating data.☆10Dec 19, 2019Updated 6 years ago
- A collection of Apophysis plugins, compiling for 32- and 64bit versions of Apophysis☆11Nov 2, 2019Updated 6 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- ☆11Jan 2, 2023Updated 3 years ago