Alternatives and similar repositories for DiplomaticBackend

Users that are interested in DiplomaticBackend are comparing it to the libraries listed below

• jiegec / rocket-chip-vcu128

  View on GitHub
  Run Rocket Chip on VCU128
  ☆30Oct 21, 2025Updated 3 months ago
• jiegec / verilog-lang

  View on GitHub
  A hand-written recursive decent Verilog parser.
  ☆10Jan 30, 2026Updated 2 weeks ago
• chipsalliance / chisel-interface

  View on GitHub
  The 'missing header' for Chisel
  ☆23Feb 5, 2026Updated last week
• OpenXiangShan / xfuzz

  View on GitHub
  Fuzzing General-Purpose Hardware Designs with Software Fuzzers
  ☆24Jan 11, 2026Updated last month
• meow-chip / MeowV64

  View on GitHub
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Feb 17, 2022Updated 3 years ago
• kuczmmar / Runahead

  View on GitHub
  Running ahead of memory latency - Part II project
  ☆10Jan 7, 2023Updated 3 years ago
• dramforever / ixayoi

  View on GitHub
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Sep 9, 2021Updated 4 years ago
• TsaiAnson / verif

  View on GitHub
  ☆12May 20, 2021Updated 4 years ago
• jiegec / chisel-memory-lower

  View on GitHub
  Lower chisel memories to SRAM macros
  ☆13Mar 25, 2024Updated last year
• circt / arc-tests

  View on GitHub
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆36Jan 26, 2026Updated 2 weeks ago
• litmus-tests / litmus-tests-riscv

  View on GitHub
  RISC-V architecture concurrency model litmus tests
  ☆100Jan 21, 2026Updated 3 weeks ago
• ucb-bar / constellation

  View on GitHub
  A Chisel RTL generator for network-on-chip interconnects
  ☆226Nov 7, 2025Updated 3 months ago
• nhynes / chisel3-axi

  View on GitHub
  Chisel3 AXI4-{Lite, Full, Stream} Definitions
  ☆15Dec 31, 2018Updated 7 years ago
• dtcxzyw / static-key

  View on GitHub
  Header-only C/C++ static keys to avoid the overhead of conditional branches
  ☆14Feb 10, 2024Updated 2 years ago
• rstar900 / Dual-Core-RISC-V-Processor

  View on GitHub
  A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.
  ☆14Aug 7, 2022Updated 3 years ago
• jiegec / jtag-remote-server

  View on GitHub
  Remote JTAG server for remote debugging
  ☆43Dec 31, 2025Updated last month
• pleasewhy / startos

  View on GitHub
  rewrite subset of linux 2.6 by OOP, C++ advanced topics
  ☆10Jul 22, 2021Updated 4 years ago
• CircuitCoder / ChannelOS

  View on GitHub
  What if everything is a io_uring?
  ☆16Nov 10, 2022Updated 3 years ago
• efeslab / moesi-prime

  View on GitHub
  ☆15Dec 15, 2022Updated 3 years ago
• ZenithalHourlyRate / learn-git-the-not-so-super-hard-way

  View on GitHub
  ☆17Apr 3, 2022Updated 3 years ago
• NSCSCC-2022-TJU / ChiselMIPS

  View on GitHub
  第六届龙芯杯混元形意太极门战队作品
  ☆18May 15, 2022Updated 3 years ago
• machineware-gmbh / viper

  View on GitHub
  An Eclipse 4 RCP based GUI to interact with SystemC simulators
  ☆15Sep 22, 2025Updated 4 months ago
• abs-tudelft / Tydi-Chisel

  View on GitHub
  ☆20Sep 24, 2025Updated 4 months ago
• Enter-tainer / wavy

  View on GitHub
  Run wavedrom in typst
  ☆18Apr 9, 2025Updated 10 months ago
• JamesAslan / MicroArchBench

  View on GitHub
  ☆78Oct 29, 2024Updated last year
• CTSRD-CHERI / SIMTight

  View on GitHub
  Synthesisable SIMT-style RISC-V GPGPU
  ☆48Jul 7, 2025Updated 7 months ago
• HITSZ-CDP / cdp-tests

  View on GitHub
  《计算机设计与实践》测试框架
  ☆17Jun 28, 2022Updated 3 years ago
• OpenXiangShan / Deterload

  View on GitHub
  Xiangshan deterministic workloads generator
  ☆24May 14, 2025Updated 9 months ago
• shinezyy / gem5_data_proc

  View on GitHub
  data preprocessing scripts for gem5 output
  ☆19May 23, 2025Updated 8 months ago
• cyyself / cyyrv64

  View on GitHub
  My RV64 CPU (Work in progress)
  ☆19Dec 22, 2022Updated 3 years ago
• OpenXiangShan / HuanCun

  View on GitHub
  Open-source high-performance non-blocking cache
  ☆93Dec 3, 2025Updated 2 months ago
• chipsalliance / playground

  View on GitHub
  chipyard in mill :P
  ☆77Nov 20, 2023Updated 2 years ago
• OpenXiangShan / gsim

  View on GitHub
  ☆65Dec 27, 2025Updated last month
• MikeCovrado / GettingVerilatorStartedWithUVM

  View on GitHub
  Simple UVM environment for experimenting with Verilator.
  ☆28Nov 3, 2025Updated 3 months ago
• chipsalliance / diplomacy

  View on GitHub
  ☆24Dec 4, 2025Updated 2 months ago
• OpenXiangShan / CoupledL2

  View on GitHub
  Open-source non-blocking L2 cache
  ☆52Feb 3, 2026Updated last week
• jiegec / rvv-kernels

  View on GitHub
  Implements kernels with RISC-V Vector
  ☆22Mar 24, 2023Updated 2 years ago
• Tang-Haojin / YuQuan

  View on GitHub
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Nov 24, 2025Updated 2 months ago
• epfl-vlsc / parendi

  View on GitHub
  Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU
  ☆25Nov 26, 2025Updated 2 months ago