☆17Mar 17, 2022Updated 4 years ago
Alternatives and similar repositories for DiplomaticBackend
Users that are interested in DiplomaticBackend are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 9 months ago
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated last month
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 5 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- A random fuzz generator for the RISC-V vector extension intrinsics☆29Dec 8, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A Chisel RTL generator for network-on-chip interconnects☆233Nov 7, 2025Updated 8 months ago
- ☆27Dec 4, 2025Updated 7 months ago
- Open-source high-performance non-blocking cache☆99Jun 17, 2026Updated last month
- ☆11Jan 9, 2021Updated 5 years ago
- ☆12May 20, 2021Updated 5 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 6 months ago
- ☆14Apr 28, 2026Updated 3 months ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆15Updated this week
- RISC-V architecture concurrency model litmus tests☆108May 20, 2026Updated 2 months ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- Craft your EDA toolchain with GRH IR☆19Updated this week
- The source code to the Voss II Hardware Verification Suite☆58Jun 2, 2026Updated last month
- ☆82Oct 29, 2024Updated last year
- Run wavedrom in typst☆20Apr 9, 2025Updated last year
- CPU micro benchmarks☆84Jul 21, 2026Updated last week
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆27Mar 8, 2026Updated 4 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A template for developing custom FIRRTL transforms☆10Jan 30, 2020Updated 6 years ago
- ☆85Jun 1, 2022Updated 4 years ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- Xiangshan deterministic workloads generator☆28May 14, 2025Updated last year
- For contributions of Chisel IP to the chisel community.☆73Nov 7, 2024Updated last year
- ☆17Apr 3, 2022Updated 4 years ago
- Remote JTAG server for remote debugging☆46Dec 31, 2025Updated 6 months ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Open-source non-blocking L2 cache☆65Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆34Updated this week
- ☆76Jul 16, 2026Updated last week
- A Modular Open-Source Hardware Fuzzing Framework☆38Dec 14, 2021Updated 4 years ago
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated last year
- RISCV full system support on gem5 related files live here☆17Jan 24, 2022Updated 4 years ago
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago