Alternatives and similar repositories for DiplomaticBackend:

Users that are interested in DiplomaticBackend are comparing it to the libraries listed below

• sequencer / arithmetic
  ☆32Updated this week
• OpenXiangShan / xfuzz
  Fuzzing General-Purpose Hardware Designs with Software Fuzzers
  ☆14Updated 2 weeks ago
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆31Updated 3 years ago
• chipsalliance / tilelink
  ☆27Updated last month
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆29Updated 2 months ago
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆26Updated last week
• hushenwei2000 / rvv-atg
  RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…
  ☆14Updated 9 months ago
• chipsalliance / playground
  chipyard in mill :P
  ☆77Updated last year
• chipsalliance / diplomacy
  ☆18Updated 7 months ago
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆21Updated last year
• sifive / block-inclusivecache-sifive
  ☆77Updated 2 years ago
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆36Updated last year
• anycore / anycore-riscv-src
  The RTL source for AnyCore RISC-V
  ☆30Updated 2 years ago
• plctlab / plct-gem5
  upstream: https://github.com/RALC88/gem5
  ☆31Updated last year
• yamak / axi-nodes
  ☆19Updated 2 years ago
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated 11 months ago
• zero-day-labs / riscv-aia
  AIA IP compliant with the RISC-V AIA spec
  ☆34Updated this week
• OpenXiangShan / Deterload
  Xiangshan deterministic workloads generator
  ☆14Updated last week
• zero-day-labs / riscv-iommu
  IOMMU IP compliant with the RISC-V IOMMU Specification v1.0
  ☆84Updated this week
• chipsalliance / espresso
  ☆37Updated 11 months ago
• litmus-tests / litmus-tests-riscv
  RISC-V architecture concurrency model litmus tests
  ☆74Updated last year
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆36Updated last week
• lizhirui / DreamCoreV2
  ☆21Updated last year
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆18Updated this week
• seldridge / rocket-rocc-examples
  Tests for example Rocket Custom Coprocessors
  ☆69Updated 4 years ago
• ucb-bar / chisel-gui
  A prototype GUI for chisel-development
  ☆52Updated 4 years ago
• riscv-boom / riscv-coremark
  Setup scripts and files needed to compile CoreMark on RISC-V
  ☆64Updated 6 months ago
• li3tuo4 / rc-fpga-zcu
  Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)
  ☆58Updated last year
• comparch-security / spike-cache
  Spike with a coherence supported cache model
  ☆14Updated 6 months ago
• yaozhaosh / chisel-aes
  Chisel implementation of AES
  ☆23Updated 4 years ago