Alternatives and similar repositories for DiplomaticBackend:

Users that are interested in DiplomaticBackend are comparing it to the libraries listed below

• sequencer / arithmetic
  ☆32Updated last week
• OpenXiangShan / xfuzz
  Fuzzing General-Purpose Hardware Designs with Software Fuzzers
  ☆14Updated last month
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated last year
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆29Updated 3 months ago
• pku-liang / ksim
  ☆39Updated last month
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆18Updated last week
• hushenwei2000 / rvv-atg
  RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…
  ☆14Updated 11 months ago
• chipsalliance / tilelink
  ☆27Updated 2 months ago
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆32Updated 3 years ago
• sifive / block-inclusivecache-sifive
  ☆77Updated 2 years ago
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆36Updated last year
• chipsalliance / playground
  chipyard in mill :P
  ☆77Updated last year
• lizhirui / DreamCoreV2
  ☆21Updated last year
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆21Updated last year
• chipsalliance / espresso
  ☆37Updated last year
• yamak / axi-nodes
  ☆19Updated 2 years ago
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆27Updated 2 weeks ago
• OpenXiangShan / Deterload
  Xiangshan deterministic workloads generator
  ☆16Updated last week
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆35Updated this week
• OSCPU / chisel-playground
  ☆60Updated 3 weeks ago
• ucb-bar / chisel-gui
  A prototype GUI for chisel-development
  ☆52Updated 4 years ago
• nju-mips / noop-lo
  A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.
  ☆26Updated 5 years ago
• chipsalliance / diplomacy
  ☆18Updated 8 months ago
• Arteris-IP / tlm2-interfaces
  contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols
  ☆56Updated last week
• OpenXiangShan / GEM5
  ☆74Updated this week
• litmus-tests / litmus-tests-riscv
  RISC-V architecture concurrency model litmus tests
  ☆74Updated last year
• plctlab / plct-gem5
  upstream: https://github.com/RALC88/gem5
  ☆31Updated last year
• MikeCovrado / GettingVerilatorStartedWithUVM
  Simple UVM environment for experimenting with Verilator.
  ☆18Updated 2 months ago
• miaochenlu / learn_prefetcher
  hardware & software prefetcher
  ☆23Updated last year
• stillwater-sc / RISC-V-TensorCore
  Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
  ☆50Updated 3 years ago