☆17Mar 17, 2022Updated 4 years ago
Alternatives and similar repositories for DiplomaticBackend
Users that are interested in DiplomaticBackend are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 5 months ago
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 2 months ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated 2 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- ☆25Dec 4, 2025Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆26Mar 8, 2026Updated last month
- A Chisel RTL generator for network-on-chip interconnects☆229Nov 7, 2025Updated 5 months ago
- Xiangshan deterministic workloads generator☆25May 14, 2025Updated 11 months ago
- Open-source high-performance non-blocking cache☆95Apr 1, 2026Updated 2 weeks ago
- ☆11Jan 9, 2021Updated 5 years ago
- ☆12May 20, 2021Updated 4 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- ☆14Apr 1, 2026Updated 2 weeks ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V architecture concurrency model litmus tests☆101Jan 21, 2026Updated 2 months ago
- The source code to the Voss II Hardware Verification Suite☆57Updated this week
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- ☆82Oct 29, 2024Updated last year
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- A template for developing custom FIRRTL transforms☆10Jan 30, 2020Updated 6 years ago
- For contributions of Chisel IP to the chisel community.☆73Nov 7, 2024Updated last year
- Remote JTAG server for remote debugging☆44Dec 31, 2025Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆17Apr 3, 2022Updated 4 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆19Updated this week
- Open-source non-blocking L2 cache☆57Apr 10, 2026Updated last week
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆37Jan 26, 2026Updated 2 months ago
- Run wavedrom in typst☆18Apr 9, 2025Updated last year
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated 10 months ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆34Apr 1, 2026Updated 2 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆37Apr 6, 2026Updated last week
- ☆139Updated this week
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- ☆69Updated this week
- (System)Verilog to Chisel translator☆120May 20, 2022Updated 3 years ago
- rewrite subset of linux 2.6 by OOP, C++ advanced topics☆10Jul 22, 2021Updated 4 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated 2 years ago