☆17Mar 17, 2022Updated 4 years ago
Alternatives and similar repositories for DiplomaticBackend
Users that are interested in DiplomaticBackend are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 7 months ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 4 months ago
- A hand-written recursive decent Verilog parser.☆10May 7, 2026Updated last month
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- ☆27Dec 4, 2025Updated 6 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆27Mar 8, 2026Updated 3 months ago
- A Chisel RTL generator for network-on-chip interconnects☆231Nov 7, 2025Updated 7 months ago
- Xiangshan deterministic workloads generator☆28May 14, 2025Updated last year
- Open-source high-performance non-blocking cache☆98Apr 16, 2026Updated 2 months ago
- ☆11Jan 9, 2021Updated 5 years ago
- ☆12May 20, 2021Updated 5 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- ☆14Apr 28, 2026Updated last month
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V architecture concurrency model litmus tests☆104May 20, 2026Updated 3 weeks ago
- The source code to the Voss II Hardware Verification Suite☆57Jun 2, 2026Updated 2 weeks ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- ☆81Oct 29, 2024Updated last year
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- A template for developing custom FIRRTL transforms☆10Jan 30, 2020Updated 6 years ago
- For contributions of Chisel IP to the chisel community.☆73Nov 7, 2024Updated last year
- ☆17Apr 3, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated 2 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆38Jan 26, 2026Updated 4 months ago
- Open-source non-blocking L2 cache☆62Updated this week
- Run wavedrom in typst☆20Apr 9, 2025Updated last year
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated last year
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆34May 26, 2026Updated 3 weeks ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆39Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆144Updated this week
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- ☆73May 11, 2026Updated last month
- (System)Verilog to Chisel translator☆121May 20, 2022Updated 4 years ago
- rewrite subset of linux 2.6 by OOP, C++ advanced topics☆10Jul 22, 2021Updated 4 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated 2 years ago
- An Eclipse 4 RCP based GUI to interact with SystemC simulators☆15Mar 19, 2026Updated 2 months ago