freecores / robust_axi_fabricLinks
Generic AXI interconnect fabric
☆13Updated 11 years ago
Alternatives and similar repositories for robust_axi_fabric
Users that are interested in robust_axi_fabric are comparing it to the libraries listed below
Sorting:
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆58Updated last week
- General Purpose AXI Direct Memory Access☆53Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆38Updated 3 weeks ago
- ☆51Updated 6 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- ☆33Updated 4 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆29Updated last month
- ☆66Updated 3 years ago
- Useful UVM extensions☆24Updated last year
- Verdi like, verilog code signal trace and show hierarchy script☆19Updated 5 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆34Updated last year
- Public release☆54Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 4 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- ☆61Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆32Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- SoC Based on ARM Cortex-M3☆32Updated 2 months ago
- ☆22Updated 4 years ago
- Pure digital components of a UCIe controller☆64Updated last week
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆34Updated 6 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆65Updated 2 months ago