freecores / robust_axi_fabricLinks
Generic AXI interconnect fabric
☆13Updated 10 years ago
Alternatives and similar repositories for robust_axi_fabric
Users that are interested in robust_axi_fabric are comparing it to the libraries listed below
Sorting:
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated last month
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated this week
- ☆29Updated last month
- Generic AXI to APB bridge☆12Updated 10 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- UVM Python Verification Agents Library☆14Updated 4 years ago
- Useful UVM extensions☆22Updated 10 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆28Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- ☆26Updated last year
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆45Updated last month
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 5 months ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Development of a Network on Chip Simulation using SystemC.☆32Updated 7 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 4 years ago
- Platform Level Interrupt Controller☆40Updated last year
- ☆49Updated 6 years ago