davidepatti / noximLinks
Network on Chip Simulator
☆287Updated last month
Alternatives and similar repositories for noxim
Users that are interested in noxim are comparing it to the libraries listed below
Sorting:
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆300Updated 3 months ago
- A Chisel RTL generator for network-on-chip interconnects☆207Updated last week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆279Updated 4 months ago
- ☆184Updated 2 months ago
- BookSim 2.0☆356Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆453Updated last month
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆242Updated 2 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆192Updated 5 years ago
- RISC-V SystemC-TLM simulator☆317Updated 8 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆382Updated last month
- Network on Chip Implementation written in SytemVerilog☆189Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆221Updated 3 weeks ago
- SystemC/TLM-2.0 Co-simulation framework☆254Updated 3 months ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆396Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆136Updated 2 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆182Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆170Updated this week
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆155Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆174Updated 9 months ago
- Modeling Architectural Platform☆201Updated last week
- IC implementation of Systolic Array for TPU☆272Updated 10 months ago
- Collect some IC textbooks for learning.☆155Updated 3 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆108Updated 6 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆290Updated 3 months ago
- Learn systemC with examples☆119Updated 2 years ago
- An integrated CGRA design framework☆90Updated 5 months ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆139Updated last year