davidepatti / noximLinks
Network on Chip Simulator
☆271Updated last year
Alternatives and similar repositories for noxim
Users that are interested in noxim are comparing it to the libraries listed below
Sorting:
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆273Updated 3 weeks ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆269Updated last month
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- ☆159Updated last month
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆125Updated 7 years ago
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- SystemC/TLM-2.0 Co-simulation framework☆247Updated 2 weeks ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆135Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆429Updated 2 weeks ago
- RISC-V SystemC-TLM simulator☆311Updated 5 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- BookSim 2.0☆333Updated 11 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆254Updated 3 months ago
- Build Customized FPGA Implementations for Vivado☆322Updated this week
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆376Updated 10 months ago
- An AXI4 crossbar implementation in SystemVerilog☆156Updated 3 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆284Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆186Updated 4 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆237Updated 2 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 8 months ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆281Updated 2 weeks ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆201Updated this week
- Chisel examples and code snippets☆251Updated 2 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆373Updated 3 weeks ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- ☆326Updated 8 months ago