matutani / nocgenLinks
NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers
☆74Updated 6 years ago
Alternatives and similar repositories for nocgen
Users that are interested in nocgen are comparing it to the libraries listed below
Sorting:
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆60Updated 3 weeks ago
- ☆80Updated 11 years ago
- Public release☆58Updated 6 years ago
- HLS for Networks-on-Chip☆39Updated 4 years ago
- A verilog implementation for Network-on-Chip☆79Updated 7 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆77Updated last month
- General Purpose AXI Direct Memory Access☆62Updated last year
- ☆40Updated 6 years ago
- ☆67Updated 3 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆141Updated 7 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- Xilinx AXI VIP example of use☆43Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆114Updated 5 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- ☆28Updated 6 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆84Updated 7 years ago
- ☆46Updated last year
- Project repo for the POSH on-chip network generator☆52Updated 9 months ago
- Network on Chip Implementation written in SytemVerilog☆196Updated 3 years ago
- ☆72Updated 7 years ago
- ☆57Updated 6 years ago
- Ratatoskr NoC Simulator☆29Updated 4 years ago
- ☆66Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- SoC Based on ARM Cortex-M3☆36Updated 7 months ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- SystemVerilog modules and classes commonly used for verification☆54Updated last week
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆76Updated 5 years ago
- This is a tutorial on standard digital design flow☆82Updated 4 years ago