matutani / nocgen
NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers
☆62Updated 5 years ago
Alternatives and similar repositories for nocgen
Users that are interested in nocgen are comparing it to the libraries listed below
Sorting:
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last month
- General Purpose AXI Direct Memory Access☆49Updated last year
- ☆74Updated 10 years ago
- ☆33Updated 6 years ago
- Public release☆51Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- ☆27Updated 5 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆59Updated 4 years ago
- SystemVerilog modules and classes commonly used for verification☆47Updated 4 months ago
- Xilinx AXI VIP example of use☆38Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆99Updated 4 years ago
- Ratatoskr NoC Simulator☆25Updated 4 years ago
- Project repo for the POSH on-chip network generator☆45Updated last month
- FFT generator using Chisel☆59Updated 3 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆74Updated last year
- Pure digital components of a UCIe controller☆62Updated last week
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆31Updated 4 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆126Updated 7 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- ☆51Updated 2 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- ☆48Updated 6 years ago
- round robin arbiter☆73Updated 10 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆42Updated 10 months ago
- This is the repository for the IEEE version of the book☆58Updated 4 years ago