matutani / nocgen
NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers
☆62Updated 5 years ago
Alternatives and similar repositories for nocgen:
Users that are interested in nocgen are comparing it to the libraries listed below
- ☆73Updated 10 years ago
- A verilog implementation for Network-on-Chip☆72Updated 7 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆54Updated last month
- ☆31Updated 5 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- ☆49Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆71Updated last year
- ☆26Updated 5 years ago
- This is a tutorial on standard digital design flow☆75Updated 3 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆58Updated 4 years ago
- Public release☆50Updated 5 years ago
- Ratatoskr NoC Simulator☆24Updated 4 years ago
- ☆14Updated 5 years ago
- ☆63Updated 6 years ago
- FFT generator using Chisel☆58Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆98Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- ☆41Updated 7 months ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- Xilinx AXI VIP example of use☆37Updated 3 years ago
- Project repo for the POSH on-chip network generator☆45Updated last month
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆16Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- round robin arbiter☆72Updated 10 years ago
- Introductory course into static timing analysis (STA).☆90Updated 5 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago