matutani / nocgen
NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers
☆59Updated 5 years ago
Alternatives and similar repositories for nocgen:
Users that are interested in nocgen are comparing it to the libraries listed below
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆50Updated this week
- ☆70Updated 10 years ago
- Public release☆49Updated 5 years ago
- A verilog implementation for Network-on-Chip☆71Updated 7 years ago
- ☆29Updated 5 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- General Purpose AXI Direct Memory Access☆48Updated 9 months ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago
- ☆24Updated 5 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 10 months ago
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆88Updated 4 years ago
- Xilinx AXI VIP example of use☆33Updated 3 years ago
- UW reference flow for Free45PDK and The OpenROAD Project☆11Updated 4 years ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- eyeriss-chisel3☆40Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- Advanced Architecture Labs with CVA6☆54Updated last year
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆121Updated 6 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆58Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆45Updated 4 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 4 months ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆66Updated last year
- tpu-systolic-array-weight-stationary☆20Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆75Updated 10 months ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 6 years ago