matutani / nocgenLinks
NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers
☆76Updated 6 years ago
Alternatives and similar repositories for nocgen
Users that are interested in nocgen are comparing it to the libraries listed below
Sorting:
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆62Updated last month
- ☆82Updated 11 years ago
- A verilog implementation for Network-on-Chip☆81Updated 7 years ago
- Public release☆58Updated 6 years ago
- HLS for Networks-on-Chip☆39Updated 4 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆144Updated 7 years ago
- ☆40Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆79Updated 2 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- General Purpose AXI Direct Memory Access☆62Updated last year
- ☆68Updated 3 years ago
- ☆29Updated 6 years ago
- Ratatoskr NoC Simulator☆29Updated 4 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- Xilinx AXI VIP example of use☆43Updated 4 years ago
- ☆72Updated 7 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 3 years ago
- Project repo for the POSH on-chip network generator☆52Updated 10 months ago
- SystemVerilog modules and classes commonly used for verification☆57Updated 3 weeks ago
- An open-source UCIe implementation☆82Updated this week
- Network on Chip Implementation written in SytemVerilog☆197Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆114Updated 5 years ago
- This is a tutorial on standard digital design flow☆83Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆56Updated 8 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆84Updated 7 years ago
- ☆58Updated 6 years ago
- FFT generator using Chisel☆63Updated 4 years ago
- BlackParrot on Zynq☆48Updated this week
- ☆46Updated last year
- ☆66Updated 3 years ago