matutani / nocgenLinks
NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers
☆67Updated 5 years ago
Alternatives and similar repositories for nocgen
Users that are interested in nocgen are comparing it to the libraries listed below
Sorting:
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- ☆77Updated 10 years ago
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- Public release☆57Updated 5 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- ☆34Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆56Updated 10 months ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- ☆60Updated 2 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- ☆52Updated 6 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- Project repo for the POSH on-chip network generator☆49Updated 5 months ago
- ☆27Updated 5 years ago
- ☆64Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆41Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆37Updated 5 years ago
- Simple single-port AXI memory interface☆44Updated last year
- SystemVerilog modules and classes commonly used for verification☆50Updated 7 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- BlackParrot on Zynq☆44Updated 5 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- ☆44Updated 11 months ago
- Network on Chip Implementation written in SytemVerilog☆188Updated 2 years ago
- ☆26Updated last year