RV-BOSC / OpenNoCLinks
☆198Updated 4 months ago
Alternatives and similar repositories for OpenNoC
Users that are interested in OpenNoC are comparing it to the libraries listed below
Sorting:
- Collect some IC textbooks for learning.☆167Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆176Updated last month
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆224Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆215Updated 2 months ago
- AXI协议规范中文翻译版☆164Updated 3 years ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- ☆44Updated 3 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆106Updated last year
- AXI总线连接器☆104Updated 5 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- CPU Design Based on RISCV ISA☆122Updated last year
- GPGPU supporting RISCV-V, developed with verilog HDL☆116Updated 8 months ago
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆131Updated 7 years ago
- Some useful documents of Synopsys☆88Updated 3 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆212Updated 4 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆466Updated 2 months ago
- IC implementation of Systolic Array for TPU☆285Updated last year
- ☆88Updated 3 weeks ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆309Updated last month
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- Verilog Configurable Cache☆184Updated 2 weeks ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆142Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- some knowleage about SystemC/TLM etc.☆26Updated 2 years ago