RV-BOSC / OpenNoCLinks
☆176Updated last month
Alternatives and similar repositories for OpenNoC
Users that are interested in OpenNoC are comparing it to the libraries listed below
Sorting:
- An AXI4 crossbar implementation in SystemVerilog☆164Updated last month
- Collect some IC textbooks for learning.☆150Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆207Updated 2 months ago
- ☆43Updated 3 years ago
- A Fast, Low-Overhead On-chip Network☆220Updated this week
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆211Updated 2 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆60Updated 3 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆104Updated 5 months ago
- AXI协议规范中文翻译版☆159Updated 3 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆102Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆448Updated this week
- Some useful documents of Synopsys☆77Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆205Updated 2 months ago
- Network on Chip Implementation written in SytemVerilog☆186Updated 2 years ago
- ☆86Updated 3 months ago
- AXI总线连接器☆102Updated 5 years ago
- Verilog Configurable Cache☆180Updated 8 months ago
- Vector processor for RISC-V vector ISA☆122Updated 4 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆127Updated 7 years ago
- CPU Design Based on RISCV ISA☆118Updated last year
- IC implementation of Systolic Array for TPU☆263Updated 9 months ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆294Updated 2 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆171Updated 8 months ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆138Updated last year
- Various caches written in Verilog-HDL☆125Updated 10 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- some knowleage about SystemC/TLM etc.☆25Updated 2 years ago