☆238Jun 25, 2025Updated last year
Alternatives and similar repositories for OpenNoC
Users that are interested in OpenNoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆39Jun 23, 2026Updated last week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆922Updated this week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆193Nov 18, 2024Updated last year
- A Fast, Low-Overhead On-chip Network☆313Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆232Nov 7, 2025Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Jun 23, 2026Updated last week
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆24Apr 25, 2025Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆217Oct 14, 2024Updated last year
- Open-source non-blocking L2 cache☆63Updated this week
- ☆15Jun 27, 2024Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Updated this week
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆245Jul 16, 2023Updated 2 years ago
- Public release☆59Sep 3, 2019Updated 6 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆37Oct 23, 2025Updated 8 months ago
- ☆42Apr 28, 2019Updated 7 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆37Updated this week
- The official NaplesPU hardware code repository☆32Jul 27, 2019Updated 6 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆620May 26, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆22Jun 2, 2026Updated 3 weeks ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆376Jun 16, 2026Updated 2 weeks ago
- automatic-verilog based on vimscript☆290Oct 24, 2023Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆114Oct 31, 2023Updated 2 years ago
- Network on Chip Implementation written in SytemVerilog☆209Aug 27, 2022Updated 3 years ago
- ☆97Nov 12, 2025Updated 7 months ago
- OpenXuantie - OpenC910 Core☆1,448Jun 28, 2024Updated 2 years ago
- The Ultra-Low Power RISC-V Core☆1,867Aug 6, 2025Updated 10 months ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆34May 22, 2026Updated last month
- AMBA AXI VIP☆468Jun 28, 2024Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆56Jan 2, 2025Updated last year
- ☆14May 22, 2026Updated last month
- "aura" my super-scalar O3 cpu core☆26May 25, 2024Updated 2 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 6 years ago
- BookSim 2.0☆434Jun 24, 2024Updated 2 years ago
- ☆15Jul 28, 2022Updated 3 years ago
- Useful UVM extensions☆28Jul 10, 2024Updated last year