RV-BOSC / OpenNoCLinks
☆195Updated 3 months ago
Alternatives and similar repositories for OpenNoC
Users that are interested in OpenNoC are comparing it to the libraries listed below
Sorting:
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- Collect some IC textbooks for learning.☆166Updated 3 years ago
- A Chisel RTL generator for network-on-chip interconnects☆211Updated last month
- GPGPU supporting RISCV-V, developed with verilog HDL☆113Updated 7 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆222Updated 2 years ago
- ☆44Updated 3 years ago
- A Fast, Low-Overhead On-chip Network☆228Updated this week
- AXI协议规范中文翻译版☆163Updated 3 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆105Updated last year
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆210Updated 4 months ago
- IC implementation of Systolic Array for TPU☆280Updated 11 months ago
- ☆87Updated this week
- Verilog Configurable Cache☆183Updated 10 months ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆306Updated last week
- CPU Design Based on RISCV ISA☆122Updated last year
- Some useful documents of Synopsys☆86Updated 3 years ago
- AXI总线连接器☆104Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- Vector processor for RISC-V vector ISA☆128Updated 4 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆462Updated 2 months ago
- Network on Chip Simulator☆287Updated 2 months ago
- some knowleage about SystemC/TLM etc.☆25Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- AMBA AXI VIP☆426Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆172Updated 5 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆176Updated 10 months ago