☆236Jun 25, 2025Updated 11 months ago
Alternatives and similar repositories for OpenNoC
Users that are interested in OpenNoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆39Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆915Updated this week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆192Nov 18, 2024Updated last year
- A Fast, Low-Overhead On-chip Network☆304Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆231Nov 7, 2025Updated 7 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆68Jun 3, 2026Updated last week
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆24Apr 25, 2025Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆214Oct 14, 2024Updated last year
- Open-source non-blocking L2 cache☆62Updated this week
- ☆15Jun 27, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,593Updated this week
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆246Jul 16, 2023Updated 2 years ago
- Public release☆59Sep 3, 2019Updated 6 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆78Dec 30, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆37Oct 23, 2025Updated 7 months ago
- ☆42Apr 28, 2019Updated 7 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆37May 28, 2026Updated 2 weeks ago
- The official NaplesPU hardware code repository☆30Jul 27, 2019Updated 6 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆613May 26, 2026Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆21Jun 2, 2026Updated last week
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆370May 29, 2026Updated last week
- automatic-verilog based on vimscript☆289Oct 24, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆114Oct 31, 2023Updated 2 years ago
- Network on Chip Implementation written in SytemVerilog☆208Aug 27, 2022Updated 3 years ago
- ☆97Nov 12, 2025Updated 7 months ago
- OpenXuantie - OpenC910 Core☆1,442Jun 28, 2024Updated last year
- The Ultra-Low Power RISC-V Core☆1,856Aug 6, 2025Updated 10 months ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆32May 22, 2026Updated 2 weeks ago
- AMBA AXI VIP☆466Jun 28, 2024Updated last year
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆56Jan 2, 2025Updated last year
- ☆14May 22, 2026Updated 3 weeks ago
- "aura" my super-scalar O3 cpu core☆26May 25, 2024Updated 2 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 6 years ago
- BookSim 2.0☆427Jun 24, 2024Updated last year
- ☆15Jul 28, 2022Updated 3 years ago
- Useful UVM extensions☆28Jul 10, 2024Updated last year