RV-BOSC / OpenNoCLinks
☆163Updated last month
Alternatives and similar repositories for OpenNoC
Users that are interested in OpenNoC are comparing it to the libraries listed below
Sorting:
- An AXI4 crossbar implementation in SystemVerilog☆157Updated this week
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆207Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆202Updated last month
- A Fast, Low-Overhead On-chip Network☆211Updated this week
- Collect some IC textbooks for learning.☆146Updated 2 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆102Updated 4 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- AXI DMA 32 / 64 bits☆113Updated 10 years ago
- ☆42Updated 3 years ago
- IC implementation of Systolic Array for TPU☆251Updated 8 months ago
- Network on Chip Implementation written in SytemVerilog☆178Updated 2 years ago
- AXI协议规范中文翻译版☆152Updated 2 years ago
- AXI总线连接器☆98Updated 5 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆101Updated last year
- Vector processor for RISC-V vector ISA☆121Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- ☆86Updated last month
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆203Updated 2 weeks ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆126Updated 7 years ago
- Verilog Configurable Cache☆178Updated 6 months ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆60Updated 3 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆280Updated last month
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 7 months ago
- ☆64Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆102Updated 3 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆48Updated 10 months ago
- Some useful documents of Synopsys☆75Updated 3 years ago
- CPU Design Based on RISCV ISA☆113Updated last year
- AMBA AXI VIP☆405Updated 11 months ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆75Updated 7 years ago