☆229Jun 25, 2025Updated 10 months ago
Alternatives and similar repositories for OpenNoC
Users that are interested in OpenNoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆37Apr 17, 2026Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆288Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆895Updated this week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆191Nov 18, 2024Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆230Nov 7, 2025Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆64Apr 21, 2026Updated last week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆209Oct 14, 2024Updated last year
- Open-source non-blocking L2 cache☆57Apr 24, 2026Updated last week
- ☆15Jun 27, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,561Apr 22, 2026Updated last week
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆243Jul 16, 2023Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- Public release☆58Sep 3, 2019Updated 6 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆37Oct 23, 2025Updated 6 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆42Apr 28, 2019Updated 7 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆36Apr 8, 2026Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆594Apr 20, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆19Updated this week
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆23Apr 25, 2025Updated last year
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆357Apr 23, 2026Updated last week
- automatic-verilog based on vimscript☆287Oct 24, 2023Updated 2 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆113Oct 31, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Network on Chip Implementation written in SytemVerilog☆203Aug 27, 2022Updated 3 years ago
- ☆96Nov 12, 2025Updated 5 months ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆27Apr 22, 2026Updated last week
- OpenXuantie - OpenC910 Core☆1,429Jun 28, 2024Updated last year
- The Ultra-Low Power RISC-V Core☆1,819Aug 6, 2025Updated 8 months ago
- AMBA AXI VIP☆457Jun 28, 2024Updated last year
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆52Jan 2, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Apr 23, 2026Updated last week
- "aura" my super-scalar O3 cpu core☆26May 25, 2024Updated last year
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- The official NaplesPU hardware code repository☆24Jul 27, 2019Updated 6 years ago
- BookSim 2.0☆420Jun 24, 2024Updated last year
- ☆15Jul 28, 2022Updated 3 years ago
- Useful UVM extensions☆27Jul 10, 2024Updated last year