aignacio / ravenocLinks
RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
☆166Updated 6 months ago
Alternatives and similar repositories for ravenoc
Users that are interested in ravenoc are comparing it to the libraries listed below
Sorting:
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 3 weeks ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆125Updated 7 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- Verilog Configurable Cache☆178Updated 6 months ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆135Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- ☆159Updated 2 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆100Updated last year
- Basic RISC-V Test SoC☆128Updated 6 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆110Updated 2 weeks ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆121Updated this week
- AHB3-Lite Interconnect☆89Updated last year
- UVM 1.2 port to Python☆251Updated 3 months ago
- ☆86Updated 9 months ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- AXI interface modules for Cocotb☆262Updated last year
- ☆158Updated last month
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆205Updated last year
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆177Updated 5 years ago
- SystemVerilog modules and classes commonly used for verification☆48Updated 4 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year