aignacio / ravenocLinks
RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
☆181Updated last year
Alternatives and similar repositories for ravenoc
Users that are interested in ravenoc are comparing it to the libraries listed below
Sorting:
- Network on Chip Implementation written in SytemVerilog☆194Updated 3 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆135Updated 7 years ago
- A Fast, Low-Overhead On-chip Network☆239Updated last week
- An AXI4 crossbar implementation in SystemVerilog☆180Updated 2 months ago
- AXI4 and AXI4-Lite interface definitions☆97Updated 5 years ago
- Verilog Configurable Cache☆186Updated this week
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆95Updated 6 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- Vector processor for RISC-V vector ISA☆130Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆83Updated 7 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆143Updated this week
- Introductory course into static timing analysis (STA).☆99Updated 4 months ago
- Altera Advanced Synthesis Cookbook 11.0☆110Updated 2 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆107Updated 2 years ago
- General Purpose AXI Direct Memory Access☆62Updated last year
- ☆169Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated 11 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- A Chisel RTL generator for network-on-chip interconnects☆221Updated 2 weeks ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆274Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆162Updated last week
- round robin arbiter☆76Updated 11 years ago
- ☆107Updated last week
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆144Updated last year
- AHB3-Lite Interconnect☆95Updated last year
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- UVM 1.2 port to Python☆254Updated 9 months ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- IEEE 754 floating point unit in Verilog☆148Updated 9 years ago
- Various caches written in Verilog-HDL☆127Updated 10 years ago