aignacio / ravenocView external linksLinks
RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
☆189Nov 18, 2024Updated last year
Alternatives and similar repositories for ravenoc
Users that are interested in ravenoc are comparing it to the libraries listed below
Sorting:
- ☆60Aug 30, 2021Updated 4 years ago
- Network on Chip Implementation written in SytemVerilog☆198Aug 27, 2022Updated 3 years ago
- A Fast, Low-Overhead On-chip Network☆268Updated this week
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆144Mar 19, 2018Updated 7 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- General Purpose AXI Direct Memory Access☆62May 12, 2024Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 3 months ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆21Mar 25, 2025Updated 10 months ago
- Network on Chip for MPSoC☆28Jan 27, 2026Updated 2 weeks ago
- ☆15Jun 27, 2024Updated last year
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- HLS for Networks-on-Chip☆39Feb 18, 2021Updated 4 years ago
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- OpenSoC Fabric - A Network-On-Chip Generator☆175Jun 18, 2020Updated 5 years ago
- ☆82Oct 25, 2014Updated 11 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆122Jul 22, 2021Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆62Dec 15, 2025Updated 2 months ago
- ☆220Jun 25, 2025Updated 7 months ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Jan 12, 2026Updated last month
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated 8 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,492Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆645Jan 19, 2026Updated 3 weeks ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Verilog Configurable Cache☆192Jan 28, 2026Updated 2 weeks ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Feb 9, 2026Updated last week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆223Aug 25, 2020Updated 5 years ago
- YAMM package repository☆32Mar 20, 2023Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Mar 8, 2021Updated 4 years ago
- Common SystemVerilog components☆708Feb 6, 2026Updated last week
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- This is the base repo for our graduation project in AlexU 21☆28Jul 26, 2021Updated 4 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Jul 14, 2017Updated 8 years ago
- OPAE porting to Xilinx FPGA devices.☆39Aug 5, 2020Updated 5 years ago