aignacio / ravenocLinks
RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
☆179Updated 10 months ago
Alternatives and similar repositories for ravenoc
Users that are interested in ravenoc are comparing it to the libraries listed below
Sorting:
- A Fast, Low-Overhead On-chip Network☆228Updated this week
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- Vector processor for RISC-V vector ISA☆128Updated 4 years ago
- Verilog Configurable Cache☆184Updated 10 months ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆91Updated 6 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- General Purpose AXI Direct Memory Access☆59Updated last year
- Introductory course into static timing analysis (STA).☆97Updated 3 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 9 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated last week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆268Updated last week
- Altera Advanced Synthesis Cookbook 11.0☆107Updated 2 years ago
- IEEE 754 floating point unit in Verilog☆145Updated 9 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆80Updated 7 years ago
- round robin arbiter☆75Updated 11 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆64Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆105Updated last year
- ☆166Updated 3 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- Basic RISC-V Test SoC☆146Updated 6 years ago
- ☆98Updated 2 years ago