RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
☆201Nov 18, 2024Updated last year
Alternatives and similar repositories for ravenoc
Users that are interested in ravenoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Network on Chip Implementation written in SytemVerilog☆216Aug 27, 2022Updated 4 years ago
- ☆62Aug 30, 2021Updated 5 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆160Mar 19, 2018Updated 8 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- A Fast, Low-Overhead On-chip Network☆371Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆258Jun 25, 2025Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆240Nov 7, 2025Updated 11 months ago
- HLS for Networks-on-Chip☆40Feb 18, 2021Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆70Oct 29, 2026Updated last week
- Network on Chip for MPSoC☆30Updated this week
- OpenSoC Fabric - A Network-On-Chip Generator☆179Jun 18, 2020Updated 6 years ago
- General Purpose AXI Direct Memory Access☆83May 12, 2024Updated 2 years ago
- ☆15Jun 27, 2024Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,748Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Public release☆60Sep 3, 2019Updated 7 years ago
- Verilog Configurable Cache☆197Sep 21, 2026Updated last month
- Useful UVM extensions☆28Jul 10, 2024Updated 2 years ago
- ☆90Oct 25, 2014Updated 12 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆433Updated this week
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- RISC-V Nox core☆73Jul 22, 2025Updated last year
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆239Aug 25, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Mar 8, 2021Updated 5 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆26Mar 25, 2025Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆68Oct 29, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆841Updated this week
- Parametric AXI4 crossbar in SystemVerilog☆251May 25, 2026Updated 5 months ago
- An Open Source Link Protocol and Controller☆30Aug 1, 2021Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆74Jun 28, 2025Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆692Oct 28, 2026Updated last week
- The OpenPiton Platform☆840Oct 30, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆148Jul 22, 2021Updated 5 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆209Jun 3, 2026Updated 5 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,320Updated this week
- SystemC/TLM-2.0 Co-simulation framework☆312Jun 26, 2026Updated 4 months ago
- Novel GUI Based UVM Testbench Template Builder☆156Apr 14, 2021Updated 5 years ago
- Common SystemVerilog components☆814Sep 18, 2026Updated last month