RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
☆190Nov 18, 2024Updated last year
Alternatives and similar repositories for ravenoc
Users that are interested in ravenoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Network on Chip Implementation written in SytemVerilog☆201Aug 27, 2022Updated 3 years ago
- ☆61Aug 30, 2021Updated 4 years ago
- A Fast, Low-Overhead On-chip Network☆280Updated this week
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆148Mar 19, 2018Updated 8 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆22Mar 25, 2025Updated last year
- General Purpose AXI Direct Memory Access☆65May 12, 2024Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆229Nov 7, 2025Updated 5 months ago
- HLS for Networks-on-Chip☆39Feb 18, 2021Updated 5 years ago
- Network on Chip for MPSoC☆28Apr 10, 2026Updated last week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆63Dec 15, 2025Updated 4 months ago
- ☆15Jun 27, 2024Updated last year
- OpenSoC Fabric - A Network-On-Chip Generator☆177Jun 18, 2020Updated 5 years ago
- ☆227Jun 25, 2025Updated 9 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated last month
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆64Mar 13, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,546Apr 11, 2026Updated last week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆231Aug 25, 2020Updated 5 years ago
- Verilog Configurable Cache☆195Mar 9, 2026Updated last month
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆126Jul 22, 2021Updated 4 years ago
- YAMM package repository☆32Mar 20, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆83Oct 25, 2014Updated 11 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Mar 8, 2021Updated 5 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆661Apr 7, 2026Updated last week
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated 10 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Common SystemVerilog components☆736Updated this week
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆15Mar 2, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An AXI4 crossbar implementation in SystemVerilog☆219Updated this week
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Apr 10, 2026Updated last week
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- RISC-V Nox core☆72Jul 22, 2025Updated 8 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 9 months ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆465Sep 13, 2024Updated last year
- Novel GUI Based UVM Testbench Template Builder☆152Apr 14, 2021Updated 5 years ago