(System)Verilog to Chisel translator
☆125May 20, 2022Updated 4 years ago
Alternatives and similar repositories for sv2chisel
Users that are interested in sv2chisel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆10Oct 15, 2021Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- Chisel Cheatsheet☆37Apr 13, 2023Updated 3 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 5 years ago
- ☆52Jan 16, 2025Updated last year
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Modular Open-Source Hardware Fuzzing Framework☆38Dec 14, 2021Updated 4 years ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- A Library of Chisel3 Tools for Digital Signal Processing☆251Apr 29, 2024Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆73Sep 17, 2026Updated last month
- A core language for rule-based hardware design 🦑☆191Dec 10, 2025Updated 10 months ago
- SystemVerilog to Verilog conversion☆758Aug 18, 2026Updated 2 months ago
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆13Apr 1, 2022Updated 4 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 3 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆35Apr 13, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆17Jun 12, 2024Updated 2 years ago
- A Verilog Synthesis Regression Test☆40Jan 19, 2026Updated 9 months ago
- Run Rocket Chip on VCU128☆31Oct 21, 2025Updated last year
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- A collection of examples showcasing PyCDE and Mini RISC-V implementation.☆10Updated this week
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Mar 2, 2023Updated 3 years ago
- ☆18Jul 12, 2024Updated 2 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago
- Digital Design with Chisel☆943Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆40Oct 8, 2026Updated 3 weeks ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 10 months ago
- ☆21Jun 12, 2024Updated 2 years ago
- Code repository for Coppelia tool☆22Nov 12, 2020Updated 5 years ago
- Circuit IR Compilers and Tools☆2,269Updated this week
- RISCV Core written in Calyx☆17Aug 16, 2024Updated 2 years ago
- ☆13Feb 13, 2021Updated 5 years ago