(System)Verilog to Chisel translator
☆120May 20, 2022Updated 3 years ago
Alternatives and similar repositories for sv2chisel
Users that are interested in sv2chisel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- high-performance RTL simulator☆191Jun 19, 2024Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- ☆10Oct 15, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A dynamic verification library for Chisel.☆161Nov 9, 2024Updated last year
- Chisel Cheatsheet☆37Apr 13, 2023Updated 3 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆13Apr 1, 2022Updated 4 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆246Apr 29, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated 3 months ago
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆34Apr 13, 2021Updated 5 years ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 6 months ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 4 months ago
- ☆18Jul 12, 2024Updated last year
- ☆52Jan 16, 2025Updated last year
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆16Mar 3, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 4 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 4 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆72Nov 7, 2024Updated last year
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆58Oct 27, 2024Updated last year
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated 2 years ago
- Chisel implementation of AES☆24Mar 27, 2020Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- Digital Design with Chisel☆910Apr 16, 2026Updated 2 weeks ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆26Nov 26, 2025Updated 5 months ago
- ☆17Mar 17, 2022Updated 4 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆230Nov 7, 2025Updated 5 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆607Aug 9, 2024Updated last year