(System)Verilog to Chisel translator
☆116May 20, 2022Updated 3 years ago
Alternatives and similar repositories for sv2chisel
Users that are interested in sv2chisel are comparing it to the libraries listed below
Sorting:
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- ☆10Oct 15, 2021Updated 4 years ago
- Chisel Cheatsheet☆35Apr 13, 2023Updated 2 years ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆12Apr 1, 2022Updated 3 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆245Apr 29, 2024Updated last year
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated 2 months ago
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆33Apr 13, 2021Updated 4 years ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 5 months ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 3 months ago
- ☆19Jul 12, 2024Updated last year
- ☆52Jan 16, 2025Updated last year
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Mar 3, 2026Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆709Nov 24, 2025Updated 3 months ago
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 4 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 3 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆58Oct 27, 2024Updated last year
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated last year
- Chisel implementation of AES☆24Mar 27, 2020Updated 5 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- Digital Design with Chisel☆899Mar 13, 2026Updated last week
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 3 months ago
- ☆17Mar 17, 2022Updated 4 years ago
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 4 months ago
- The home of the Chisel3 website☆21May 24, 2024Updated last year