ovh / sv2chiselLinks
(System)Verilog to Chisel translator
☆117Updated 3 years ago
Alternatives and similar repositories for sv2chisel
Users that are interested in sv2chisel are comparing it to the libraries listed below
Sorting:
- A dynamic verification library for Chisel.☆156Updated 11 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- high-performance RTL simulator☆180Updated last year
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- Chisel Learning Journey☆110Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- Chisel components for FPGA projects☆127Updated 2 years ago
- RISC-V Formal Verification Framework☆156Updated last week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆108Updated 5 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- A SystemVerilog source file pickler.☆60Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆50Updated 11 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- ☆190Updated last year
- RISC-V Verification Interface☆107Updated 3 weeks ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- ☆80Updated last year
- Provides various testers for chisel users☆99Updated 2 years ago
- The specification for the FIRRTL language☆62Updated this week
- chipyard in mill :P☆77Updated last year
- ☆99Updated 2 years ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- Chisel Cheatsheet☆34Updated 2 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆105Updated 2 months ago
- Python wrapper for verilator model☆90Updated last year
- Open source high performance IEEE-754 floating unit☆85Updated last year