ovh / sv2chiselLinks
(System)Verilog to Chisel translator
☆116Updated 3 years ago
Alternatives and similar repositories for sv2chisel
Users that are interested in sv2chisel are comparing it to the libraries listed below
Sorting:
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- high-performance RTL simulator☆178Updated last year
- A dynamic verification library for Chisel.☆155Updated 10 months ago
- A SystemVerilog source file pickler.☆60Updated 11 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Chisel Learning Journey☆110Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- RISC-V Formal Verification Framework☆150Updated this week
- Provides various testers for chisel users☆100Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- RISC-V Verification Interface☆103Updated last week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 4 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆106Updated 4 months ago
- ☆97Updated 2 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆49Updated 11 months ago
- The specification for the FIRRTL language☆63Updated this week
- For contributions of Chisel IP to the chisel community.☆66Updated 10 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆179Updated last week
- Chisel components for FPGA projects☆126Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆118Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆183Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- RiscyOO: RISC-V Out-of-Order Processor☆162Updated 5 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- ☆87Updated 3 months ago
- Chisel/Firrtl execution engine☆154Updated last year