(System)Verilog to Chisel translator
☆121May 20, 2022Updated 4 years ago
Alternatives and similar repositories for sv2chisel
Users that are interested in sv2chisel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- high-performance RTL simulator☆195Updated this week
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10Oct 15, 2021Updated 4 years ago
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- Chisel Cheatsheet☆37Apr 13, 2023Updated 3 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆13Apr 1, 2022Updated 4 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆34Apr 13, 2021Updated 5 years ago
- A Verilog Synthesis Regression Test☆39Jan 19, 2026Updated 6 months ago
- A Modular Open-Source Hardware Fuzzing Framework☆38Dec 14, 2021Updated 4 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆15Aug 30, 2023Updated 2 years ago
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 9 months ago
- ☆52Jan 16, 2025Updated last year
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆71Mar 2, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆18Jul 12, 2024Updated 2 years ago
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated 3 weeks ago
- A core language for rule-based hardware design 🦑☆179Dec 10, 2025Updated 7 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆28Nov 26, 2025Updated 7 months ago
- SystemVerilog to Verilog conversion☆741Mar 28, 2026Updated 3 months ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 7 months ago
- ☆13Feb 13, 2021Updated 5 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Nov 15, 2015Updated 10 years ago
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆73Nov 7, 2024Updated last year
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆61Oct 27, 2024Updated last year
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated 2 years ago
- ☆139May 13, 2022Updated 4 years ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆17Feb 3, 2026Updated 5 months ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago