Network on Chip Implementation written in SytemVerilog
☆205Aug 27, 2022Updated 3 years ago
Alternatives and similar repositories for tnoc
Users that are interested in tnoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆192Nov 18, 2024Updated last year
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆148Mar 19, 2018Updated 8 years ago
- ☆85Oct 25, 2014Updated 11 years ago
- Network on Chip for MPSoC☆28May 20, 2026Updated last week
- AMBA AXI VIP☆462Jun 28, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- OpenSoC Fabric - A Network-On-Chip Generator☆178Jun 18, 2020Updated 5 years ago
- A Chisel RTL generator for network-on-chip interconnects☆229Nov 7, 2025Updated 6 months ago
- Basic Common Modules☆48Apr 30, 2026Updated 3 weeks ago
- A Fast, Low-Overhead On-chip Network☆295May 12, 2026Updated 2 weeks ago
- A verilog implementation for Network-on-Chip☆84Feb 3, 2018Updated 8 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆78Dec 30, 2019Updated 6 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Mar 8, 2021Updated 5 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- Useful UVM extensions☆28Jul 10, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Network on Chip Simulator☆318Apr 23, 2026Updated last month
- ☆15Jun 27, 2024Updated last year
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,584May 19, 2026Updated last week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆64Dec 15, 2025Updated 5 months ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆119Nov 27, 2017Updated 8 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆29Mar 26, 2017Updated 9 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆65Jan 13, 2021Updated 5 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Functional verification project for the CORE-V family of RISC-V cores.☆682Apr 16, 2026Updated last month
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆37May 20, 2026Updated last week
- ☆42Apr 28, 2019Updated 7 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆51Apr 27, 2016Updated 10 years ago
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 6 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆376Updated this week
- Code generation tool for control and status registers☆459Updated this week
- ☆38Jun 3, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆29Oct 20, 2019Updated 6 years ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆289Nov 25, 2019Updated 6 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- ☆35Apr 28, 2026Updated last month
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated 2 years ago
- Verilog Configurable Cache☆198May 21, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,303Apr 3, 2026Updated last month