taichi-ishitani / tnocView external linksLinks
Network on Chip Implementation written in SytemVerilog
☆198Aug 27, 2022Updated 3 years ago
Alternatives and similar repositories for tnoc
Users that are interested in tnoc are comparing it to the libraries listed below
Sorting:
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆144Mar 19, 2018Updated 7 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆189Nov 18, 2024Updated last year
- ☆82Oct 25, 2014Updated 11 years ago
- AMBA AXI VIP☆447Jun 28, 2024Updated last year
- OpenSoC Fabric - A Network-On-Chip Generator☆175Jun 18, 2020Updated 5 years ago
- Network on Chip for MPSoC☆28Jan 27, 2026Updated 2 weeks ago
- A verilog implementation for Network-on-Chip☆80Feb 3, 2018Updated 8 years ago
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 3 months ago
- A Fast, Low-Overhead On-chip Network☆268Updated this week
- Basic Common Modules☆46Dec 13, 2025Updated 2 months ago
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- Network on Chip Simulator☆305Oct 26, 2025Updated 3 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Mar 8, 2021Updated 4 years ago
- ☆15Jun 27, 2024Updated last year
- CNN accelerator using NoC architecture☆17Dec 6, 2018Updated 7 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,492Updated this week
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆656Updated this week
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆65Jan 13, 2021Updated 5 years ago
- ☆15Feb 5, 2026Updated last week
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Jan 27, 2026Updated 2 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆356Updated this week
- A Framework for Design and Verification of Image Processing Applications using UVM☆117Nov 27, 2017Updated 8 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆62Dec 15, 2025Updated 2 months ago
- Code generation tool for control and status registers☆443Jan 7, 2026Updated last month
- YAMM package repository☆32Mar 20, 2023Updated 2 years ago
- SystemC/TLM-2.0 Co-simulation framework☆268May 21, 2025Updated 8 months ago
- Examples and reference for System Verilog Assertions☆91Mar 18, 2017Updated 8 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆32Apr 13, 2021Updated 4 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,769Dec 22, 2025Updated last month
- SPIR-V fragment shader GPU core based on RISC-V☆43May 26, 2021Updated 4 years ago
- Python-based IP-XACT parser and utilities☆143Jun 13, 2024Updated last year
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆300Jan 21, 2026Updated 3 weeks ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Oct 21, 2024Updated last year
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 3 months ago
- The OpenPiton Platform☆769Sep 24, 2025Updated 4 months ago