Network on Chip Implementation written in SytemVerilog
☆214Aug 27, 2022Updated 4 years ago
Alternatives and similar repositories for tnoc
Users that are interested in tnoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆201Nov 18, 2024Updated last year
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆159Mar 19, 2018Updated 8 years ago
- Network on Chip for MPSoC☆30Aug 7, 2026Updated 2 months ago
- ☆89Oct 25, 2014Updated 11 years ago
- AMBA AXI VIP☆481Oct 1, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- OpenSoC Fabric - A Network-On-Chip Generator☆179Jun 18, 2020Updated 6 years ago
- A Chisel RTL generator for network-on-chip interconnects☆239Nov 7, 2025Updated 11 months ago
- A verilog implementation for Network-on-Chip☆88Feb 3, 2018Updated 8 years ago
- Basic Common Modules☆48Oct 5, 2026Updated last week
- A Fast, Low-Overhead On-chip Network☆362Oct 10, 2026Updated last week
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Mar 8, 2021Updated 5 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 10 years ago
- Network on Chip Simulator☆339Jun 9, 2026Updated 4 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- Useful UVM extensions☆28Jul 10, 2024Updated 2 years ago
- ☆15Jun 27, 2024Updated 2 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆66Jan 13, 2021Updated 5 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆39Aug 7, 2026Updated 2 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆67Aug 28, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,724Sep 24, 2026Updated 3 weeks ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆32Mar 26, 2017Updated 9 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆22Sep 26, 2025Updated last year
- A Framework for Design and Verification of Image Processing Applications using UVM☆124Nov 27, 2017Updated 8 years ago
- Filelist generator☆21Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆730Sep 14, 2026Updated last month
- UVM resource from github, run simulation use YASAsim flow☆34Apr 25, 2020Updated 6 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 5 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆43Apr 28, 2019Updated 7 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆38Updated this week
- ☆29Oct 20, 2019Updated 6 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆54Apr 27, 2016Updated 10 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆291Nov 25, 2019Updated 6 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- SystemC/TLM-2.0 Co-simulation framework☆310Jun 26, 2026Updated 3 months ago