Network on Chip Implementation written in SytemVerilog
☆216Aug 27, 2022Updated 4 years ago
Alternatives and similar repositories for tnoc
Users that are interested in tnoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆201Nov 18, 2024Updated last year
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆160Mar 19, 2018Updated 8 years ago
- AMBA AXI VIP☆484Oct 1, 2026Updated last month
- A verilog implementation for Network-on-Chip☆88Feb 3, 2018Updated 8 years ago
- ☆90Oct 25, 2014Updated 12 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- OpenSoC Fabric - A Network-On-Chip Generator☆179Jun 18, 2020Updated 6 years ago
- Useful UVM extensions☆28Jul 10, 2024Updated 2 years ago
- Basic Common Modules☆48Updated this week
- Network on Chip for MPSoC☆30Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆240Nov 7, 2025Updated 11 months ago
- A Fast, Low-Overhead On-chip Network☆371Updated this week
- ☆15Jun 27, 2024Updated 2 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 10 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆39Updated this week
- Network on Chip Simulator☆342Oct 29, 2026Updated last week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆70Oct 29, 2026Updated last week
- UVM resource from github, run simulation use YASAsim flow☆34Apr 25, 2020Updated 6 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆124Nov 27, 2017Updated 8 years ago
- ☆24Sep 26, 2025Updated last year
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆67Jan 13, 2021Updated 5 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Mar 8, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,748Updated this week
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆34Mar 26, 2017Updated 9 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- Verification IP for AMBA APB Protocol☆36Nov 7, 2023Updated 2 years ago
- Filelist generator☆21Oct 14, 2026Updated 3 weeks ago
- ☆29Oct 20, 2019Updated 7 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆739Updated this week
- ☆258Jun 25, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Code generation tool for control and status registers☆476Sep 11, 2026Updated last month
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆140Nov 29, 2017Updated 8 years ago
- 复微杯☆18Aug 7, 2024Updated 2 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- General Purpose I/O agent written in UVM☆17Jun 29, 2017Updated 9 years ago