chipsalliance / cde
A Scala library for Context-Dependent Environments
☆47Updated last year
Alternatives and similar repositories for cde:
Users that are interested in cde are comparing it to the libraries listed below
- ☆83Updated last week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆151Updated last year
- Open-source high-performance non-blocking cache☆80Updated this week
- Chisel/Firrtl execution engine☆154Updated 8 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 8 months ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆19Updated 3 months ago
- Provides various testers for chisel users☆100Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆234Updated 11 months ago
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆84Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆194Updated last month
- A Rocket-based RISC-V superscalar in-order core☆31Updated last week
- chipyard in mill :P☆78Updated last year
- A RISC-V Core (RV32I) written in Chisel HDL☆103Updated 3 weeks ago
- Open-source non-blocking L2 cache☆40Updated last week
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆40Updated 5 months ago
- Open source high performance IEEE-754 floating unit☆70Updated last year
- For contributions of Chisel IP to the chisel community.☆61Updated 5 months ago
- This repo includes XiangShan's function units☆20Updated this week
- Generic Register Interface (contains various adapters)☆113Updated 7 months ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- (System)Verilog to Chisel translator☆113Updated 2 years ago
- Vector Acceleration IP core for RISC-V*☆175Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 8 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆57Updated 2 months ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated last month
- Useful utilities for BAR projects☆31Updated last year
- A dynamic verification library for Chisel.☆148Updated 5 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆145Updated last month
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆61Updated 11 months ago
- Floating point modules for CHISEL☆32Updated 10 years ago