Alternatives and similar repositories for cde:

Users that are interested in cde are comparing it to the libraries listed below

• sifive / block-inclusivecache-sifive
  ☆77Updated 2 years ago
• ucb-bar / testchipip
  ☆82Updated last week
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆29Updated 2 weeks ago
• ucb-bar / hwacha
  Microarchitecture implementation of the decoupled vector-fetch accelerator
  ☆149Updated last year
• freechipsproject / chisel-testers
  Provides various testers for chisel users
  ☆101Updated 2 years ago
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆154Updated 6 months ago
• ucb-bar / constellation
  A Chisel RTL generator for network-on-chip interconnects
  ☆183Updated 3 months ago
• chipsalliance / rocket-chip-inclusive-cache
  An RTL generator for a last-level shared inclusive TileLink cache controller
  ☆16Updated last month
• OpenXiangShan / HuanCun
  Open-source high-performance non-blocking cache
  ☆75Updated this week
• OpenXiangShan / fudian
  Open source high performance IEEE-754 floating unit
  ☆67Updated 11 months ago
• sifive / chisel-circt
  Library to compile Chisel circuits using LLVM/MLIR (CIRCT)
  ☆71Updated last year
• DFiantHDL / DFHDL
  DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language
  ☆84Updated this week
• chipsalliance / playground
  chipyard in mill :P
  ☆77Updated last year
• ucb-bar / chiseltest
  The batteries-included testing and formal verification library for Chisel-based RTL designs.
  ☆231Updated 6 months ago
• ucb-ucie / uciedigital
  Pure digital components of a UCIe controller
  ☆55Updated this week
• OpenXiangShan / YunSuan
  This repo includes XiangShan's function units
  ☆18Updated this week
• carlosedp / chiselv
  A RISC-V Core (RV32I) written in Chisel HDL
  ☆101Updated 8 months ago
• ucb-bar / dsptools
  A Library of Chisel3 Tools for Digital Signal Processing
  ☆233Updated 9 months ago
• ucb-bar / barstools
  Useful utilities for BAR projects
  ☆31Updated last year
• pulp-platform / axi_riscv_atomics
  AXI Adapter(s) for RISC-V Atomic Operations
  ☆60Updated 5 months ago
• sifive / fpga-shells
  ☆133Updated 2 years ago
• rameloni / tywaves-chisel
  A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…
  ☆36Updated 3 months ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆59Updated 3 months ago
• IntelLabs / riscv-vector
  Vector Acceleration IP core for RISC-V*
  ☆166Updated this week
• pulp-platform / tech_cells_generic
  Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
  ☆44Updated last month
• pulp-platform / pulp_soc
  pulp_soc is the core building component of PULP based SoCs
  ☆79Updated 2 weeks ago
• freechipsproject / diagrammer
  Provides dot visualizations of chisel/firrtl circuits
  ☆120Updated last year
• pulp-platform / register_interface
  Generic Register Interface (contains various adapters)
  ☆107Updated 4 months ago
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆35Updated this week
• pulp-platform / iDMA
  A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)
  ☆118Updated this week