chipsalliance / cde
A Scala library for Context-Dependent Environments
☆47Updated 11 months ago
Alternatives and similar repositories for cde:
Users that are interested in cde are comparing it to the libraries listed below
- ☆82Updated last week
- An RTL generator for a last-level shared inclusive TileLink cache controller☆18Updated 2 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆151Updated last year
- Provides various testers for chisel users☆100Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 7 months ago
- A Chisel RTL generator for network-on-chip interconnects☆190Updated 2 weeks ago
- Chisel/Firrtl execution engine☆153Updated 7 months ago
- Open-source high-performance non-blocking cache☆78Updated last week
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆84Updated this week
- A Rocket-based RISC-V superscalar in-order core☆31Updated 2 weeks ago
- chipyard in mill :P☆77Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆234Updated 11 months ago
- Chisel components for FPGA projects☆122Updated last year
- For contributions of Chisel IP to the chisel community.☆60Updated 4 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 7 months ago
- Useful utilities for BAR projects☆31Updated last year
- Open source high performance IEEE-754 floating unit☆67Updated last year
- A RISC-V Core (RV32I) written in Chisel HDL☆102Updated 9 months ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 weeks ago
- Vector Acceleration IP core for RISC-V*☆172Updated this week
- A dynamic verification library for Chisel.☆147Updated 4 months ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆39Updated 5 months ago
- Generic Register Interface (contains various adapters)☆111Updated 6 months ago
- Provides dot visualizations of chisel/firrtl circuits☆118Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆89Updated this week
- A scala based simulator for circuits described by a LoFirrtl file☆47Updated 2 years ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- Pure digital components of a UCIe controller☆58Updated 2 weeks ago
- This repo includes XiangShan's function units☆18Updated this week
- (System)Verilog to Chisel translator☆112Updated 2 years ago