A Scala library for Context-Dependent Environments
☆51Apr 25, 2024Updated 2 years ago
Alternatives and similar repositories for cde
Users that are interested in cde are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆26Dec 4, 2025Updated 6 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆235Aug 19, 2024Updated last year
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆59Oct 27, 2024Updated last year
- ☆90May 29, 2026Updated last week
- ☆71Feb 2, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- A Chisel RTL generator for network-on-chip interconnects☆231Nov 7, 2025Updated 7 months ago
- Lab assignments for the Agile Hardware Design course☆19Nov 14, 2025Updated 6 months ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- The specification for the FIRRTL language☆66May 31, 2026Updated last week
- ☆21Mar 18, 2022Updated 4 years ago
- ☆18May 6, 2025Updated last year
- Open-source RISC-V cryptographic hardware token, RTL repo☆20Nov 9, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- An RTL generator for a last-level shared inclusive TileLink cache controller☆25Jan 17, 2025Updated last year
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 3 years ago
- A template project for beginning new Chisel work☆701Feb 24, 2026Updated 3 months ago
- Digital Design with Chisel☆920Apr 30, 2026Updated last month
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- ☆10Dec 28, 2020Updated 5 years ago
- XiangShan Frontend Develop Environment☆72May 29, 2026Updated 2 weeks ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Apr 28, 2026Updated last month
- MIDAS Public Release☆11Nov 27, 2018Updated 7 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆242Nov 20, 2024Updated last year
- IOPMP IP☆25Jul 11, 2025Updated 11 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆612Aug 9, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,680Jun 4, 2026Updated last week
- A template for developing custom FIRRTL transforms☆10Jan 30, 2020Updated 6 years ago
- ☆13May 8, 2025Updated last year
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆130Mar 6, 2026Updated 3 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- A fault-injection framework using Chisel and FIRRTL☆38Sep 17, 2025Updated 8 months ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆89Mar 17, 2026Updated 2 months ago
- ☆12Jan 19, 2022Updated 4 years ago
- ☆45Dec 5, 2025Updated 6 months ago
- Full-featured, robust deriving for Caliban.☆16Aug 20, 2024Updated last year