chipsalliance / cdeLinks
A Scala library for Context-Dependent Environments
☆47Updated last year
Alternatives and similar repositories for cde
Users that are interested in cde are comparing it to the libraries listed below
Sorting:
- An RTL generator for a last-level shared inclusive TileLink cache controller☆19Updated 5 months ago
- ☆84Updated 2 weeks ago
- Open-source high-performance non-blocking cache☆85Updated last month
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- A Rocket-based RISC-V superscalar in-order core☆34Updated last month
- Chisel/Firrtl execution engine☆153Updated 10 months ago
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆87Updated this week
- Provides various testers for chisel users☆100Updated 2 years ago
- chipyard in mill :P☆78Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 10 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- Open-source non-blocking L2 cache☆43Updated this week
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆13Updated 4 months ago
- A Chisel RTL generator for network-on-chip interconnects☆202Updated last month
- Chisel components for FPGA projects☆124Updated last year
- Open source high performance IEEE-754 floating unit☆75Updated last year
- Pure digital components of a UCIe controller☆63Updated last week
- Floating point modules for CHISEL☆32Updated 10 years ago
- This repo includes XiangShan's function units☆26Updated 3 weeks ago
- Vector Acceleration IP core for RISC-V*☆180Updated last month
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆46Updated 8 months ago
- For contributions of Chisel IP to the chisel community.☆62Updated 7 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 2 weeks ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆82Updated 3 weeks ago
- (System)Verilog to Chisel translator☆115Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated last month
- A RISC-V Core (RV32I) written in Chisel HDL☆103Updated 2 months ago
- Wrapper for ETH Ariane Core☆20Updated 3 months ago
- Generic Register Interface (contains various adapters)☆121Updated 2 weeks ago