chipsalliance / cdeLinks
A Scala library for Context-Dependent Environments
☆48Updated last year
Alternatives and similar repositories for cde
Users that are interested in cde are comparing it to the libraries listed below
Sorting:
- An RTL generator for a last-level shared inclusive TileLink cache controller☆22Updated 7 months ago
- Provides various testers for chisel users☆100Updated 2 years ago
- ☆86Updated 2 months ago
- ☆21Updated 5 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆238Updated last year
- Chisel/Firrtl execution engine☆153Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Updated last year
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆88Updated this week
- Vector Acceleration IP core for RISC-V*☆183Updated 3 months ago
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆209Updated 2 weeks ago
- Open-source high-performance non-blocking cache☆88Updated 3 months ago
- chipyard in mill :P☆78Updated last year
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆48Updated 10 months ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 4 months ago
- A dynamic verification library for Chisel.☆155Updated 9 months ago
- This repo includes XiangShan's function units☆27Updated last week
- Useful utilities for BAR projects☆32Updated last year
- Pure digital components of a UCIe controller☆67Updated last month
- Chisel Learning Journey☆109Updated 2 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆103Updated last week
- The home of the Chisel3 website☆21Updated last year
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- Chisel RISC-V Vector 1.0 Implementation☆109Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- A scala based simulator for circuits described by a LoFirrtl file☆50Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Chisel components for FPGA projects☆126Updated last year