A Scala library for Context-Dependent Environments
☆50Apr 25, 2024Updated 2 years ago
Alternatives and similar repositories for cde
Users that are interested in cde are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆28Dec 4, 2025Updated 10 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- ☆73Oct 23, 2026Updated last week
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- ☆92Oct 20, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆64Oct 27, 2024Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆239Nov 7, 2025Updated 11 months ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- logger-f, Logger for F[_]☆10Sep 27, 2026Updated last month
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆27Aug 8, 2026Updated 2 months ago
- Lab assignments for the Agile Hardware Design course☆19Nov 14, 2025Updated 11 months ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- Digital Design with Chisel☆943Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆15Jul 18, 2026Updated 3 months ago
- ☆86Jun 1, 2022Updated 4 years ago
- The specification for the FIRRTL language☆68Updated this week
- ☆17Updated this week
- ☆20Mar 18, 2022Updated 4 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆41Feb 6, 2024Updated 2 years ago
- Reference interpreter for TASTy, the Scala 3 interchange format☆13Feb 3, 2023Updated 3 years ago
- A Devise-like authentication library for Http4s☆15Aug 7, 2026Updated 2 months ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- A template project for beginning new Chisel work☆710Feb 24, 2026Updated 8 months ago
- ☆18May 6, 2025Updated last year
- ☆45Sep 1, 2026Updated last month
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆20Nov 9, 2022Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆39Sep 17, 2025Updated last year
- ☆139May 13, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆10Dec 28, 2020Updated 5 years ago
- Serialization toolbox for Pekko messages, events and persistent state that helps achieve compile-time guarantee on serializability. No mo…☆15Sep 13, 2026Updated last month
- Simple RISC-V 3-stage Pipeline in Chisel☆620Aug 9, 2024Updated 2 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆131Nov 10, 2025Updated 11 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆251Apr 29, 2024Updated 2 years ago
- MIDAS Public Release☆11Nov 27, 2018Updated 7 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago