chipsalliance / cdeLinks
A Scala library for Context-Dependent Environments
☆49Updated last year
Alternatives and similar repositories for cde
Users that are interested in cde are comparing it to the libraries listed below
Sorting:
- An RTL generator for a last-level shared inclusive TileLink cache controller☆22Updated 11 months ago
- Provides various testers for chisel users☆100Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆242Updated last year
- Chisel/Firrtl execution engine☆154Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆163Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Updated last year
- ☆22Updated last month
- ☆87Updated last week
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆92Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆223Updated 2 months ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- A dynamic verification library for Chisel.☆159Updated last year
- chipyard in mill :P☆77Updated 2 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Open-source high-performance non-blocking cache☆92Updated last month
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆126Updated 3 months ago
- Chisel Learning Journey☆111Updated 2 years ago
- Chisel examples and code snippets☆265Updated 3 years ago
- This repo includes XiangShan's function units☆28Updated last week
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆55Updated last year
- An open-source UCIe controller implementation☆81Updated this week
- A Rocket-based RISC-V superscalar in-order core☆36Updated 3 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆114Updated 2 months ago
- Chisel components for FPGA projects☆128Updated 2 years ago
- Verilog Configurable Cache☆189Updated this week
- Useful utilities for BAR projects☆32Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- Generic Register Interface (contains various adapters)☆134Updated last month