A Scala library for Context-Dependent Environments
☆50Apr 25, 2024Updated 2 years ago
Alternatives and similar repositories for cde
Users that are interested in cde are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆28Dec 4, 2025Updated 8 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆61Oct 27, 2024Updated last year
- ☆71Jul 30, 2026Updated last week
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆92Updated this week
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- Lab assignments for the Agile Hardware Design course☆19Nov 14, 2025Updated 8 months ago
- A Chisel RTL generator for network-on-chip interconnects☆233Nov 7, 2025Updated 9 months ago
- The specification for the FIRRTL language☆66Jul 30, 2026Updated last week
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- ☆20Mar 18, 2022Updated 4 years ago
- ☆18May 6, 2025Updated last year
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Open-source RISC-V cryptographic hardware token, RTL repo☆20Nov 9, 2022Updated 3 years ago
- ☆85Jun 1, 2022Updated 4 years ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆25Updated this week
- Digital Design with Chisel☆925Jul 21, 2026Updated 3 weeks ago
- A template project for beginning new Chisel work☆707Feb 24, 2026Updated 5 months ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 4 years ago
- XiangShan Frontend Develop Environment☆72Updated this week
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- ☆10Dec 28, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- MIDAS Public Release☆11Nov 27, 2018Updated 7 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- ☆13May 8, 2025Updated last year
- A template for developing custom FIRRTL transforms☆10Jan 30, 2020Updated 6 years ago
- Common RTL blocks used in SiFive's projects☆193May 13, 2022Updated 4 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆132Mar 6, 2026Updated 5 months ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- ☆139May 13, 2022Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Verilua: An Open Source Versatile Framework for Efficient Hardware Verification and Analysis Using LuaJIT☆20Updated this week
- A fault-injection framework using Chisel and FIRRTL☆39Sep 17, 2025Updated 10 months ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆91Mar 17, 2026Updated 4 months ago
- ☆12Jan 19, 2022Updated 4 years ago