chipsalliance / cdeLinks
A Scala library for Context-Dependent Environments
☆50Updated last year
Alternatives and similar repositories for cde
Users that are interested in cde are comparing it to the libraries listed below
Sorting:
- ☆87Updated 3 weeks ago
- Chisel/Firrtl execution engine☆155Updated last year
- Provides various testers for chisel users☆100Updated 3 years ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆24Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆163Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆243Updated last year
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆92Updated last week
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- ☆22Updated last month
- chipyard in mill :P☆77Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆224Updated 2 months ago
- A Rocket-based RISC-V superscalar in-order core☆38Updated 3 months ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- Chisel components for FPGA projects☆128Updated 2 years ago
- A dynamic verification library for Chisel.☆159Updated last year
- A RISC-V Core (RV32I) written in Chisel HDL☆106Updated 2 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Open-source high-performance non-blocking cache☆92Updated last month
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- An open-source UCIe controller implementation☆82Updated last week
- Open source high performance IEEE-754 floating unit☆89Updated last year
- A prototype GUI for chisel-development☆51Updated 5 years ago
- Chisel Learning Journey☆111Updated 2 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆55Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Chisel RISC-V Vector 1.0 Implementation☆128Updated 3 months ago
- Chisel examples and code snippets☆265Updated 3 years ago
- A basic SpinalHDL project☆89Updated 5 months ago