☆20May 1, 2023Updated 3 years ago
Alternatives and similar repositories for CherrySprings
Users that are interested in CherrySprings are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 4 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 6 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆17Sep 18, 2026Updated 3 weeks ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆30Dec 18, 2024Updated last year
- verilog module add prefix script 可用于ysyx项目添加学号☆13Mar 4, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A Chisel RTL generator for network-on-chip interconnects☆237Nov 7, 2025Updated 11 months ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆56Aug 14, 2024Updated 2 years ago
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆22May 4, 2017Updated 9 years ago
- ☆126Jul 2, 2022Updated 4 years ago
- ☆28Sep 19, 2026Updated 3 weeks ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆53Apr 23, 2020Updated 6 years ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆35Aug 22, 2024Updated 2 years ago
- ☆19Mar 8, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆30Feb 28, 2026Updated 7 months ago
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆13Aug 24, 2024Updated 2 years ago
- LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.☆17Apr 2, 2024Updated 2 years ago
- 该文档是个人阅读学习蜂鸟E203源码的笔记☆15Aug 1, 2023Updated 3 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆28Mar 8, 2026Updated 7 months ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 10 years ago
- 本项目已被合并至官方Chiplab中☆14Jan 13, 2025Updated last year
- The 峨眉 (EMei) JIT/AOT backend framework.☆18Nov 19, 2024Updated last year
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A project implementing the CORDIC algorithm for computing cosines and sines using fixed-point decimals in Verilog code（使用定点小数在 verilog 代码…☆11Aug 19, 2023Updated 3 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆15Aug 26, 2024Updated 2 years ago
- ☆24May 18, 2022Updated 4 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 3 years ago
- 2022龙芯杯个人赛三等奖作品☆14Oct 11, 2023Updated 3 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆36Feb 20, 2024Updated 2 years ago
- ☆12Apr 29, 2022Updated 4 years ago
- NSCSCC 2020 - Yet Another MIPS Processor☆14Aug 7, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆13Jan 28, 2019Updated 7 years ago
- Example SystemVerilog UVM Environment☆11Jun 23, 2015Updated 11 years ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆25Aug 8, 2026Updated 2 months ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 10 years ago
- NPUcoreLA为2024年全国大学生计算机系统能力大赛-操作系统设计赛-OS内核实现赛道的参赛作品。☆13Oct 23, 2024Updated last year
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆14Jul 15, 2016Updated 10 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆49Jul 25, 2024Updated 2 years ago