CherrySprings / CherrySprings

Related projects ⓘ

Alternatives and complementary repositories for CherrySprings

• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆46Updated 2 years ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 5 months ago
• sequencer / arithmetic
  ☆31Updated last month
• OSCPU / chisel-playground
  ☆56Updated 3 months ago
• RV-BOSC / OpenNoC
  ☆61Updated 2 months ago
• ljgibbslf / basic_cache_core
  ☆25Updated 4 years ago
• Chainsaw-Team / Chainsaw
  a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…
  ☆54Updated 10 months ago
• microdynamics-cpu / tree-core-cpu
  A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …
  ☆36Updated last year
• lizhirui / DreamCore
  ☆63Updated 2 years ago
• mpskex / chisel-npu
  Chisel implementation of Neural Processing Unit for System on the Chip
  ☆13Updated last week
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆30Updated 2 weeks ago
• cassuto / nano-cpu32k
  Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.
  ☆44Updated 2 months ago
• sifferman / labs-with-cva6
  Advanced Architecture Labs with CVA6
  ☆48Updated 9 months ago
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆20Updated 8 months ago
• OSCPU / ysyxSoC
  ☆76Updated 2 months ago
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆116Updated this week
• samehattia / StateMover
  StateMover is a checkpoint-based debugging framework for FPGAs.
  ☆15Updated 2 years ago
• pulp-platform / fpu
  ☆37Updated 5 years ago
• OpenXiangShan / XS-Verilog-Library
  ☆36Updated 2 years ago
• whutddk / RiftCore
  RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System
  ☆35Updated 2 years ago
• stillwater-sc / RISC-V-TensorCore
  Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra
  ☆47Updated 2 years ago
• OSCPU / yosys-sta
  ☆41Updated 3 months ago
• TYOD-SOC / RISCV-Accelerator
  ☆35Updated 5 years ago
• ic-lab-duth / DRIM-S
  DUTH RISC-V Superscalar Microprocessor
  ☆28Updated 2 weeks ago
• gzzyyxh / Quafu
  A small SoC with a pipeline 32-bit RISC-V CPU.
  ☆62Updated 2 years ago
• chipsalliance / riscv-vector-tests
  Unit tests generator for RVV 1.0
  ☆59Updated 3 weeks ago
• yian521 / OpenC910_Modified
  commit rtl and build cosim env
  ☆13Updated 8 months ago
• LCAI-TIHU / HW
  LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…
  ☆30Updated last year
• schoeberl / chisel-empty
  An almost empty chisel project as a starting point for hardware design
  ☆28Updated last year