booksim / booksim2Links
BookSim 2.0
☆387Updated last year
Alternatives and similar repositories for booksim2
Users that are interested in booksim2 are comparing it to the libraries listed below
Sorting:
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆433Updated last year
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆254Updated 3 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆206Updated 5 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆322Updated this week
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆514Updated last year
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆464Updated last month
- Network on Chip Simulator☆295Updated last month
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆212Updated 2 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆294Updated 5 years ago
- Repository to host and maintain SCALE-Sim code☆386Updated this week
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆671Updated 2 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆232Updated 3 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆148Updated this week
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆178Updated 3 years ago
- Fast and accurate DRAM power and energy estimation tool☆187Updated 2 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆287Updated last month
- A pre-RTL, power-performance model for fixed-function accelerators☆183Updated last year
- A scalable High-Level Synthesis framework on MLIR☆284Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆163Updated 2 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆147Updated 6 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆176Updated 4 months ago
- Modeling Architectural Platform☆213Updated this week
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆242Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆474Updated 2 weeks ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated this week
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆152Updated 6 months ago
- ☆371Updated 2 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆395Updated 2 months ago