booksim / booksim2Links
BookSim 2.0
☆361Updated last year
Alternatives and similar repositories for booksim2
Users that are interested in booksim2 are comparing it to the libraries listed below
Sorting:
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆246Updated 2 years ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆409Updated last year
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆392Updated last month
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆304Updated 4 months ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆195Updated 5 years ago
- Network on Chip Simulator☆287Updated 2 months ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆491Updated last year
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆207Updated 2 years ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆656Updated 2 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆279Updated 4 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆223Updated 2 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆177Updated 2 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆281Updated 4 months ago
- Repository to host and maintain SCALE-Sim code☆344Updated last month
- Fast and accurate DRAM power and energy estimation tool☆177Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆137Updated 3 months ago
- A pre-RTL, power-performance model for fixed-function accelerators☆180Updated last year
- A scalable High-Level Synthesis framework on MLIR☆274Updated last year
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆122Updated 7 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated last month
- Modeling Architectural Platform☆203Updated 3 weeks ago
- gem5 repository to study chiplet-based systems☆81Updated 6 years ago
- A Chisel RTL generator for network-on-chip interconnects☆210Updated last month
- STONNE: A Simulation Tool for Neural Networks Engines☆138Updated 3 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆363Updated 8 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆29Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆69Updated last year
- An integrated CGRA design framework☆90Updated 6 months ago