booksim / booksim2Links
BookSim 2.0
☆333Updated 11 months ago
Alternatives and similar repositories for booksim2
Users that are interested in booksim2 are comparing it to the libraries listed below
Sorting:
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆376Updated 10 months ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆341Updated 3 weeks ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆237Updated 2 years ago
- Network on Chip Simulator☆271Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆186Updated 4 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆273Updated 3 weeks ago
- DRAMSim2: A cycle accurate DRAM simulator☆271Updated 4 years ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆199Updated 2 years ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆463Updated 11 months ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆639Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆269Updated last month
- Fast and accurate DRAM power and energy estimation tool☆163Updated last week
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆167Updated 2 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆176Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆152Updated 2 years ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆157Updated last year
- ☆159Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆429Updated 2 weeks ago
- This is the top-level repository for the Accel-Sim framework.☆418Updated this week
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆170Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- Repository to host and maintain scale-sim-v2 code☆300Updated last month
- Benchmarks for Accelerator Design and Customized Architectures☆122Updated 5 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆390Updated 2 months ago
- Modeling Architectural Platform☆190Updated this week
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆319Updated 4 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆132Updated last year
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆109Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago