booksim / booksim2Links
BookSim 2.0
☆386Updated last year
Alternatives and similar repositories for booksim2
Users that are interested in booksim2 are comparing it to the libraries listed below
Sorting:
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆430Updated last year
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆253Updated 3 years ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆460Updated last month
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆321Updated 2 months ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆206Updated 5 years ago
- Network on Chip Simulator☆293Updated last month
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆513Updated last year
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆212Updated 2 years ago
- Repository to host and maintain SCALE-Sim code☆381Updated last month
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆178Updated 3 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆294Updated 5 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆230Updated 3 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆163Updated 2 years ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆671Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆284Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆148Updated last week
- A pre-RTL, power-performance model for fixed-function accelerators☆182Updated last year
- Fast and accurate DRAM power and energy estimation tool☆187Updated 2 months ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆126Updated 7 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆287Updated last month
- STONNE: A Simulation Tool for Neural Networks Engines☆147Updated 5 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆176Updated 3 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆472Updated 2 weeks ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆242Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- A Chisel RTL generator for network-on-chip interconnects☆223Updated last month
- gem5 repository to study chiplet-based systems☆84Updated 6 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated last week