booksim / booksim2Links
BookSim 2.0
☆381Updated last year
Alternatives and similar repositories for booksim2
Users that are interested in booksim2 are comparing it to the libraries listed below
Sorting:
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆251Updated 3 years ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆424Updated last year
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆317Updated last month
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆205Updated 5 years ago
- Network on Chip Simulator☆292Updated 3 weeks ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆509Updated last year
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆434Updated last month
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆212Updated 2 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆292Updated 5 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆143Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆230Updated 2 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆286Updated 3 weeks ago
- Repository to host and maintain SCALE-Sim code☆375Updated 2 weeks ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆161Updated 2 years ago
- Fast and accurate DRAM power and energy estimation tool☆186Updated last month
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆179Updated 3 years ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆669Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆282Updated last year
- A pre-RTL, power-performance model for fixed-function accelerators☆181Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆175Updated 3 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- Modeling Architectural Platform☆212Updated last week
- A Chisel RTL generator for network-on-chip interconnects☆221Updated last week
- STONNE: A Simulation Tool for Neural Networks Engines☆145Updated 5 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- some knowleage about SystemC/TLM etc.☆27Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆159Updated this week
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆468Updated 3 months ago