booksim / booksim2Links
BookSim 2.0
☆369Updated last year
Alternatives and similar repositories for booksim2
Users that are interested in booksim2 are comparing it to the libraries listed below
Sorting:
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆412Updated last year
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆248Updated 3 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆198Updated 5 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆306Updated 2 weeks ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆402Updated 2 months ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆494Updated last year
- Network on Chip Simulator☆287Updated 2 months ago
- DRAMSim2: A cycle accurate DRAM simulator☆283Updated 4 years ago
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆209Updated 2 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆225Updated 2 years ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆658Updated 2 years ago
- Repository to host and maintain SCALE-Sim code☆352Updated last month
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 3 months ago
- A pre-RTL, power-performance model for fixed-function accelerators☆180Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆282Updated 3 weeks ago
- Fast and accurate DRAM power and energy estimation tool☆179Updated this week
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆123Updated 7 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆178Updated 3 years ago
- A scalable High-Level Synthesis framework on MLIR☆278Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated this week
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated last month
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆70Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆463Updated 2 months ago
- gem5 repository to study chiplet-based systems☆81Updated 6 years ago
- ☆103Updated last week
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Updated 3 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆29Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆130Updated 5 years ago
- A Chisel RTL generator for network-on-chip interconnects☆211Updated last month