booksim / booksim2
BookSim 2.0
☆325Updated 10 months ago
Alternatives and similar repositories for booksim2:
Users that are interested in booksim2 are comparing it to the libraries listed below
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆234Updated 2 years ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆325Updated last month
- Network on Chip Simulator☆268Updated last year
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆262Updated last month
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆364Updated 9 months ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆184Updated 4 years ago
- Fast and accurate DRAM power and energy estimation tool☆157Updated this week
- Repository to host and maintain scale-sim-v2 code☆290Updated last week
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆159Updated 2 years ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆453Updated 10 months ago
- DRAMSim2: A cycle accurate DRAM simulator☆270Updated 4 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆267Updated last week
- A pre-RTL, power-performance model for fixed-function accelerators☆176Updated last year
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆198Updated 2 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆218Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆126Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆419Updated 2 weeks ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆150Updated 2 years ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆114Updated 6 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆168Updated this week
- A scalable High-Level Synthesis framework on MLIR☆257Updated 11 months ago
- Modeling Architectural Platform☆187Updated this week
- STONNE: A Simulation Tool for Neural Networks Engines☆130Updated 11 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆121Updated 5 years ago
- A Chisel RTL generator for network-on-chip interconnects☆195Updated last month
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- HLS-based Graph Processing Framework on FPGAs☆144Updated 2 years ago
- ☆152Updated this week
- ☆169Updated last week
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆631Updated last year