amonemi / ProNoCLinks
Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).
☆59Updated last week
Alternatives and similar repositories for ProNoC
Users that are interested in ProNoC are comparing it to the libraries listed below
Sorting:
- ☆34Updated 6 years ago
- ☆60Updated 2 years ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆41Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- ☆77Updated 10 years ago
- An AXI4 crossbar implementation in SystemVerilog☆169Updated this week
- HLS for Networks-on-Chip☆35Updated 4 years ago
- SoC Based on ARM Cortex-M3☆32Updated 3 months ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- ☆53Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- ☆64Updated 4 years ago
- Public release☆57Updated 5 years ago
- Network on Chip Implementation written in SytemVerilog☆188Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- Pure digital components of a UCIe controller☆67Updated last month
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆173Updated 9 months ago
- round robin arbiter☆75Updated 11 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- A Fast, Low-Overhead On-chip Network☆221Updated 3 weeks ago