Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).
☆69Aug 28, 2026Updated 2 months ago
Alternatives and similar repositories for ProNoC
Users that are interested in ProNoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL and UVM test code of a Multi-NoC system☆12Dec 7, 2021Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆201Nov 18, 2024Updated last year
- Network on Chip Implementation written in SytemVerilog☆215Aug 27, 2022Updated 4 years ago
- A Chisel RTL generator for network-on-chip interconnects☆239Nov 7, 2025Updated 11 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Theia: ray graphic processing unit☆22Jul 17, 2014Updated 12 years ago
- Verilog-Based-NoC-Simulator☆12May 4, 2016Updated 10 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- ☆29Oct 20, 2019Updated 7 years ago
- Network on Chip Simulator☆340Jun 9, 2026Updated 4 months ago
- ☆43Apr 28, 2019Updated 7 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆13Jan 28, 2019Updated 7 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 10 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆179Jun 18, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A verilog implementation for Network-on-Chip☆88Feb 3, 2018Updated 8 years ago
- ☆62Aug 30, 2021Updated 5 years ago
- Network on Chip for MPSoC☆30Oct 19, 2026Updated last week
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 12 years ago
- A Fast, Low-Overhead On-chip Network☆369Updated this week
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆41Dec 22, 2023Updated 2 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆159Mar 19, 2018Updated 8 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- ☆14Jun 9, 2026Updated 4 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆18Apr 12, 2020Updated 6 years ago
- ☆90Oct 25, 2014Updated 12 years ago
- ☆15Oct 27, 2024Updated 2 years ago
- A Statically-scheduled TDM Network-on-Chip for Real-Time Systems☆14May 19, 2019Updated 7 years ago
- ☆19Aug 11, 2022Updated 4 years ago
- QSPI for SoC☆25Nov 8, 2019Updated 6 years ago
- An interconnection networks simulator☆14Jul 7, 2015Updated 11 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 12 years ago
- 🎞️ NoC router in Verilog with FIFO☆15Sep 1, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- Ratatoskr NoC Simulator☆30Apr 13, 2021Updated 5 years ago
- ☆16Jul 16, 2026Updated 3 months ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆33Feb 6, 2023Updated 3 years ago
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated last year
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆43Updated this week