amonemi / ProNoCLinks
Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).
☆56Updated this week
Alternatives and similar repositories for ProNoC
Users that are interested in ProNoC are comparing it to the libraries listed below
Sorting:
- ☆33Updated 6 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- ☆51Updated 2 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- ☆75Updated 10 years ago
- ☆58Updated 4 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- Advanced Architecture Labs with CVA6☆61Updated last year
- The memory model was leveraged from micron.☆22Updated 7 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- ☆49Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- Pure digital components of a UCIe controller☆63Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- HLS for Networks-on-Chip☆34Updated 4 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆28Updated last year
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago