amonemi / ProNoCLinks
Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).
☆60Updated last week
Alternatives and similar repositories for ProNoC
Users that are interested in ProNoC are comparing it to the libraries listed below
Sorting:
- ☆39Updated 6 years ago
- General Purpose AXI Direct Memory Access☆61Updated last year
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆73Updated 5 years ago
- A verilog implementation for Network-on-Chip☆78Updated 7 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- ☆66Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 2 years ago
- SoC Based on ARM Cortex-M3☆34Updated 7 months ago
- HLS for Networks-on-Chip☆38Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆75Updated 3 weeks ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55Updated 4 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆140Updated 7 years ago
- ☆79Updated 11 years ago
- An AXI4 crossbar implementation in SystemVerilog☆196Updated 3 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆183Updated last year
- This is a tutorial on standard digital design flow☆80Updated 4 years ago
- ☆57Updated 6 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Updated last month
- SystemVerilog modules and classes commonly used for verification☆53Updated last month
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆84Updated 7 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- Simple single-port AXI memory interface☆48Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆75Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Updated 3 years ago
- Network on Chip Implementation written in SytemVerilog☆196Updated 3 years ago
- A Fast, Low-Overhead On-chip Network☆255Updated last week
- Vector processor for RISC-V vector ISA☆133Updated 5 years ago
- round robin arbiter☆77Updated 11 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year
- ☆38Updated 6 months ago