Wavious Wlink
☆12Oct 28, 2021Updated 4 years ago
Alternatives and similar repositories for wav-wlink-hw
Users that are interested in wav-wlink-hw are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆145Jul 22, 2021Updated 5 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆31Jan 25, 2024Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆27Feb 16, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- LibreSilicon's Standard Cell Library Generator☆22Aug 22, 2026Updated 2 weeks ago
- ☆15Dec 6, 2023Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆234Nov 7, 2025Updated 10 months ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- Calculator for estimating real estate investments☆18Apr 11, 2023Updated 3 years ago
- Lightweight re-packaging of AsyncQueue library from rocket-chip☆18Jun 23, 2023Updated 3 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Aug 23, 2019Updated 7 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆28Dec 4, 2025Updated 9 months ago
- ☆16May 6, 2026Updated 4 months ago
- Hardware Description Language Translator☆17Aug 7, 2026Updated last month
- This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length …☆26Dec 17, 2019Updated 6 years ago
- A fault-injection framework using Chisel and FIRRTL☆39Sep 17, 2025Updated 11 months ago
- CMake based hardware build system☆44Aug 31, 2026Updated last week
- (System)Verilog to Chisel translator☆123May 20, 2022Updated 4 years ago
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 8 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An Open Source Link Protocol and Controller☆29Aug 1, 2021Updated 5 years ago
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆39Jun 17, 2021Updated 5 years ago
- RTL code of some arbitration algorithm☆17Aug 25, 2019Updated 7 years ago
- tool for converting vcd(value change dump) to ate pattern.☆11Oct 22, 2015Updated 10 years ago
- Open-source high-performance non-blocking cache☆101Jun 17, 2026Updated 2 months ago
- For contributions of Chisel IP to the chisel community.☆73Nov 7, 2024Updated last year
- A collection of examples showcasing PyCDE and Mini RISC-V implementation.☆10Jul 23, 2026Updated last month
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆70Oct 18, 2019Updated 6 years ago
- ☆22Oct 24, 2020Updated 5 years ago
- A tool for making password-protected files☆12Jul 6, 2023Updated 3 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago