Alternatives and similar repositories for chisel-formal:

Users that are interested in chisel-formal are comparing it to the libraries listed below

• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆40Updated this week
• TsaiAnson / verif
  ☆11Updated 3 years ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆43Updated 7 months ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆12Updated 3 years ago
• Intuity / nexus
  Open source RTL simulation acceleration on commodity hardware
  ☆23Updated last year
• Kuree / hgdb
  Hardware generator debugger
  ☆73Updated last year
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆75Updated 10 months ago
• sld-columbia / hl5
  A 32-bit RISC-V Processor Designed with High-Level Synthesis
  ☆52Updated 5 years ago
• chipsalliance / fpga-interchange-schema
  ☆54Updated 2 years ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆54Updated 3 months ago
• hplp / aes_chisel
  Implementation of the Advanced Encryption Standard in Chisel
  ☆20Updated 2 years ago
• yaozhaosh / chisel-aes
  Chisel implementation of AES
  ☆23Updated 4 years ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆81Updated this week
• pulp-platform / cheshire-ihp130-o
  ☆32Updated 4 months ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆69Updated 9 months ago
• dh73 / A_Formal_Tale_Chapter_I_AMBA
  AXI Formal Verification IP
  ☆20Updated 3 years ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆18Updated last month
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆27Updated this week
• YosysHQ-GmbH / SVA-AXI4-FVIP
  YosysHQ SVA AXI Properties
  ☆37Updated 2 years ago
• freechipsproject / chisel-cheatsheet
  Chisel Cheatsheet
  ☆32Updated last year
• rsnikhil / RISCV_ISA_Formal_Spec_in_BSV
  A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)
  ☆20Updated 7 years ago
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆33Updated 3 weeks ago
• sequencer / arithmetic
  ☆32Updated last week
• anycore / anycore-riscv-src
  The RTL source for AnyCore RISC-V
  ☆30Updated 2 years ago
• rameloni / tywaves-chisel
  A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…
  ☆35Updated 3 months ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆63Updated 4 years ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆71Updated 2 weeks ago
• rsnikhil / DEVEL_Learn_Bluespec_and_RISCV_Design
  Development area for another repo: Learn_Bluespec_and_RISCV_Design
  ☆12Updated last month
• MikeCovrado / GettingVerilatorStartedWithUVM
  Simple UVM environment for experimenting with Verilator.
  ☆16Updated last month
• iscas-tis / CHA
  ☆17Updated 7 months ago