☆24Feb 11, 2021Updated 5 years ago
Alternatives and similar repositories for chisel-formal
Users that are interested in chisel-formal are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Feb 6, 2021Updated 5 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆11May 24, 2019Updated 7 years ago
- ☆15Jun 18, 2023Updated 3 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- ☆18Nov 9, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ILAng documentation☆11Nov 2, 2025Updated 9 months ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- ☆18Jul 12, 2024Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆39Sep 17, 2025Updated 10 months ago
- ☆20Mar 1, 2021Updated 5 years ago
- ☆15Dec 6, 2023Updated 2 years ago
- ☆20Dec 29, 2014Updated 11 years ago
- A generic parser and tool package for the BTOR2 format.☆49Sep 18, 2025Updated 10 months ago
- ☆15Sep 14, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆13Jan 20, 2023Updated 3 years ago
- FYP on using e-graphs to solve smt bitvector problems☆16Jun 24, 2025Updated last year
- work in progress, playing around with btor2 in rust☆15Jul 24, 2026Updated 2 weeks ago
- ☆10Oct 15, 2021Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆30Jun 23, 2025Updated last year
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 7 months ago
- ☆18Sep 2, 2020Updated 5 years ago
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Jan 15, 2026Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆31Sep 17, 2025Updated 10 months ago
- MIDAS Public Release☆11Nov 27, 2018Updated 7 years ago
- ILA Model Database☆24Sep 27, 2020Updated 5 years ago
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- 32-bit RISC-V Emulator☆28Feb 23, 2019Updated 7 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆32Dec 23, 2025Updated 7 months ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Open stadard cell library for open 28nm process☆17Jul 5, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 9 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆49May 18, 2024Updated 2 years ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 3 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆81Jul 3, 2024Updated 2 years ago