☆24Feb 11, 2021Updated 5 years ago
Alternatives and similar repositories for chisel-formal
Users that are interested in chisel-formal are comparing it to the libraries listed below
Sorting:
- ☆13Feb 6, 2021Updated 5 years ago
- ☆14Jun 18, 2023Updated 2 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- ☆15Nov 9, 2022Updated 3 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12May 24, 2019Updated 6 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- ☆19Jul 12, 2024Updated last year
- ☆19Dec 29, 2014Updated 11 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- RISC-V Formal in Chisel☆12Apr 9, 2024Updated last year
- ☆14Sep 14, 2020Updated 5 years ago
- A generic parser and tool package for the BTOR2 format.☆47Sep 18, 2025Updated 5 months ago
- A Formal Verification Framework for Chisel☆18Apr 9, 2024Updated last year
- Implementation of the IC3 / Property Directed Reachability algorithm using the the Z3 SMT solver.☆18Apr 30, 2016Updated 9 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- Code for the paper "LLM Meets Bounded Model Checking: Neuro-symbolic Loop Invariant Inference" at ASE 2024☆26Sep 3, 2024Updated last year
- ☆18Sep 2, 2020Updated 5 years ago
- LinearArbitrary-SeaHorn is a CHC solver for LLVM-based languages.☆22Mar 13, 2023Updated 2 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Tons of Inductive Problems: The Benchmarks☆27Jul 5, 2023Updated 2 years ago
- CoreIR Symbolic Analyzer☆74Oct 27, 2020Updated 5 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- work in progress, playing around with btor2 in rust☆12Feb 24, 2026Updated last week
- RTLMeter benchmark suite☆29Feb 24, 2026Updated last week
- ☆11Jul 1, 2025Updated 8 months ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 7 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- SystemVerilog & Verilog Module I/O parser and printer☆25Jul 25, 2021Updated 4 years ago
- ILA Model Database☆24Sep 27, 2020Updated 5 years ago
- ☆13Jun 12, 2024Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- CUDA program to find the tallest possible cacti in Minecraft.☆10Jan 1, 2024Updated 2 years ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year