abs-tudelft / Tydi-ChiselView external linksLinks
☆20Sep 24, 2025Updated 4 months ago
Alternatives and similar repositories for Tydi-Chisel
Users that are interested in Tydi-Chisel are comparing it to the libraries listed below
Sorting:
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆57Oct 27, 2024Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated 2 weeks ago
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Feb 3, 2026Updated last week
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- ☆15Dec 9, 2025Updated 2 months ago
- ☆13Feb 13, 2021Updated 5 years ago
- ☆12May 20, 2021Updated 4 years ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- ☆52Jan 16, 2025Updated last year
- ☆33Mar 20, 2025Updated 10 months ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆11Dec 5, 2018Updated 7 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated 11 months ago
- Tools based upon slang for language server purpose☆20Feb 4, 2026Updated last week
- 基于FPGA的CNN图像分类系统☆15Nov 27, 2021Updated 4 years ago
- A small Neural Network Processor for Edge devices.☆15Nov 22, 2022Updated 3 years ago
- The 'missing header' for Chisel☆22Feb 5, 2026Updated last week
- For contributions of Chisel IP to the chisel community.☆70Nov 7, 2024Updated last year
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- ☆17Aug 20, 2025Updated 5 months ago
- sram/rram/mram.. compiler☆46Sep 11, 2023Updated 2 years ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 8 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- ☆17Mar 17, 2022Updated 3 years ago
- ☆21May 26, 2025Updated 8 months ago
- ☆22Apr 16, 2023Updated 2 years ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- ☆19Jul 12, 2024Updated last year
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆106Updated this week
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆49Dec 30, 2024Updated last year
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 2 months ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- ☆22Nov 3, 2025Updated 3 months ago