abs-tudelft / Tydi-ChiselLinks
☆18Updated 5 months ago
Alternatives and similar repositories for Tydi-Chisel
Users that are interested in Tydi-Chisel are comparing it to the libraries listed below
Sorting:
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆48Updated 10 months ago
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- ☆12Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- The specification for the FIRRTL language☆63Updated last week
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆88Updated last week
- Chisel Fixed-Point Arithmetic Library☆14Updated 7 months ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 3 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆30Updated last week
- ☆21Updated 5 months ago
- Hardware generator debugger☆75Updated last year
- Open-source non-blocking L2 cache☆47Updated last week
- A fault-injection framework using Chisel and FIRRTL☆37Updated 3 months ago
- ☆33Updated 5 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆82Updated last week
- ☆40Updated 2 months ago
- Chisel Cheatsheet☆33Updated 2 years ago
- 21st century electronic design automation tools, written in Rust.☆31Updated last week
- Equivalence checking with Yosys☆45Updated 2 weeks ago
- Open source high performance IEEE-754 floating unit☆83Updated last year
- A prototype GUI for chisel-development☆52Updated 5 years ago
- Simple UVM environment for experimenting with Verilator.☆23Updated 3 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆51Updated this week
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- ☆20Updated 5 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Updated 3 years ago
- high-performance RTL simulator☆173Updated last year
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago