Chisel Fixed-Point Arithmetic Library
☆18Dec 15, 2025Updated 3 months ago
Alternatives and similar repositories for fixedpoint
Users that are interested in fixedpoint are comparing it to the libraries listed below
Sorting:
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- ☆12May 20, 2021Updated 4 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- ☆14Aug 31, 2025Updated 6 months ago
- Various examples for Chisel HDL☆30Mar 20, 2022Updated 4 years ago
- ☆10Aug 20, 2018Updated 7 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- A flexible, type-safe SQLx query builder for dynamic web APIs, offering seamless pagination, searching, filtering, and sorting.☆24Jan 28, 2026Updated last month
- ☆10Nov 22, 2022Updated 3 years ago
- A library for writing tables for Scala☆12Jan 26, 2025Updated last year
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- ☆15Apr 17, 2022Updated 3 years ago
- A way to show data in tabular form☆15Mar 18, 2019Updated 7 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆68Jan 8, 2024Updated 2 years ago
- A easy to use multithreading thread pool library for C. It is a handy stream like job scheduler with an automatic garbage collector. This…☆13Mar 6, 2021Updated 5 years ago
- ☆11Jul 26, 2017Updated 8 years ago
- Open source high performance IEEE-754 floating unit☆91Feb 26, 2024Updated 2 years ago
- Floating point modules for CHISEL☆32Nov 2, 2014Updated 11 years ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 4 years ago
- ☆47Dec 20, 2025Updated 3 months ago
- Multi-Dataflow Composer (MDC) design suite☆11Feb 13, 2026Updated last month
- A Library of Chisel3 Tools for Digital Signal Processing☆245Apr 29, 2024Updated last year
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated last year
- FPGA based image processing pipeline using zedboard, able to accelerate openCV functions☆15Apr 29, 2020Updated 5 years ago
- ☆14Jan 22, 2026Updated last month
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆14Dec 18, 2017Updated 8 years ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- tool for converting vcd(value change dump) to ate pattern.☆11Oct 22, 2015Updated 10 years ago
- A collection of examples showcasing PyCDE and Mini RISC-V implementation.☆10Dec 14, 2025Updated 3 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Vortex Graphics☆92Oct 2, 2024Updated last year
- Display ov7670 camera video on VGA monitors through Video DMA on ZedBoard☆19Jun 20, 2017Updated 8 years ago
- Lightweight re-packaging of AsyncQueue library from rocket-chip☆19Jun 23, 2023Updated 2 years ago
- ☆23Mar 13, 2023Updated 3 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 8 years ago
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Jan 15, 2026Updated 2 months ago