A RISC-V Core (RV32I) written in Chisel HDL
☆107Feb 3, 2026Updated 3 weeks ago
Alternatives and similar repositories for chiselv
Users that are interested in chiselv are comparing it to the libraries listed below
Sorting:
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 3 months ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- Chisel HDL example applications☆30Aug 11, 2022Updated 3 years ago
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆16Aug 24, 2024Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆17Feb 20, 2020Updated 6 years ago
- ☆16Jan 12, 2021Updated 5 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆24Aug 24, 2024Updated last year
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Feb 3, 2026Updated 3 weeks ago
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆19Jul 4, 2025Updated 7 months ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- A teaching-focused RISC-V CPU design used at UC Davis☆154Feb 5, 2023Updated 3 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆50Aug 24, 2024Updated last year
- eyeriss-chisel3☆40May 2, 2022Updated 3 years ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- Flat Shade Society - Solskogen 2019 invite☆10Oct 2, 2019Updated 6 years ago
- Progression of fuel prices in Mauritius (2002 - Present)☆12Apr 28, 2024Updated last year
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- Xbox demo from 2003☆12Oct 1, 2013Updated 12 years ago
- Source for the PlayStation 2 demo "4 Edges" by The Black Lotus☆11Jul 23, 2016Updated 9 years ago
- 1k by ferris and decypher☆11Jul 22, 2020Updated 5 years ago
- ☆11Nov 19, 2019Updated 6 years ago
- Ninjadev's new school demo "Construct" for Solskogen 2019☆13Jul 14, 2019Updated 6 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- 🇲🇺 A list of cool open-source projects made in Mauritius☆12Oct 26, 2023Updated 2 years ago
- ☆11Nov 19, 2019Updated 6 years ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- A template project for beginning new Chisel work☆691Jan 29, 2026Updated last month
- A tiny POWER Open ISA soft processor written in Chisel☆114Feb 13, 2023Updated 3 years ago
- "Okiedokie" by Soopadoopa☆15Aug 22, 2020Updated 5 years ago
- ☆12May 20, 2021Updated 4 years ago
- ☆13Jul 26, 2021Updated 4 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆182Jun 28, 2021Updated 4 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated last week