carlosedp / chiselvLinks
A RISC-V Core (RV32I) written in Chisel HDL
☆103Updated 4 months ago
Alternatives and similar repositories for chiselv
Users that are interested in chiselv are comparing it to the libraries listed below
Sorting:
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆171Updated 2 weeks ago
- The multi-core cluster of a PULP system.☆105Updated last week
- (System)Verilog to Chisel translator☆115Updated 3 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆159Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆63Updated 6 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆117Updated 3 weeks ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆178Updated 2 months ago
- Provides various testers for chisel users☆100Updated 2 years ago
- Chisel Learning Journey☆109Updated 2 years ago
- ☆85Updated last month
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆168Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 months ago
- Open-source high-performance non-blocking cache☆87Updated 2 months ago
- A Tiny Processor Core☆110Updated 3 weeks ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆147Updated 9 months ago
- Open source high performance IEEE-754 floating unit☆83Updated last year
- Generic Register Interface (contains various adapters)☆123Updated last month
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- RISC-V System on Chip Template☆158Updated this week
- Verilog Configurable Cache☆180Updated 8 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆69Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 8 months ago
- Provides dot visualizations of chisel/firrtl circuits☆120Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- A teaching-focused RISC-V CPU design used at UC Davis☆148Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆106Updated 2 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆113Updated this week
- ☆89Updated 3 years ago