A RISC-V Core (RV32I) written in Chisel HDL
☆108Aug 27, 2026Updated this week
Alternatives and similar repositories for chiselv
Users that are interested in chiselv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- For contributions of Chisel IP to the chisel community.☆73Nov 7, 2024Updated last year
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Updated this week
- Chisel HDL example applications☆30Aug 11, 2022Updated 4 years ago
- RISCV implementation in Verilog (RV32I spec)☆17Nov 5, 2025Updated 9 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- Build script to compile an up-to-date RISC-V GCC toolchain on Debian / Ubuntu with rv32e, rv32i and rv64i architectures and ilp32e, ilp3…☆11Jul 17, 2026Updated last month
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆17Feb 20, 2020Updated 6 years ago
- HDMI core in Chisel HDL☆55Mar 8, 2024Updated 2 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆117Feb 13, 2023Updated 3 years ago
- eyeriss-chisel3☆40May 2, 2022Updated 4 years ago
- A teaching-focused RISC-V CPU design used at UC Davis☆156Feb 5, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆16Aug 24, 2024Updated 2 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆184Jul 12, 2026Updated last month
- ☆16Jan 12, 2021Updated 5 years ago
- Learning how to make RISC-V 32bit CPU with Chisel☆71Sep 17, 2021Updated 4 years ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- A template project for beginning new Chisel work☆707Feb 24, 2026Updated 6 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆12May 20, 2021Updated 5 years ago
- high-performance RTL simulator☆195Aug 4, 2026Updated 3 weeks ago
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆19Jul 4, 2025Updated last year
- Source for the PlayStation 2 demo "4 Edges" by The Black Lotus☆11Jul 23, 2016Updated 10 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆24Aug 24, 2024Updated 2 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- SERV - The SErial RISC-V CPU☆1,876Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆110Jul 16, 2021Updated 5 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆52Aug 24, 2024Updated 2 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆62Oct 27, 2024Updated last year
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- RISC-V Processor written in Amaranth HDL☆40Jan 21, 2022Updated 4 years ago
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Dec 25, 2020Updated 5 years ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆77Updated this week
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆45Apr 11, 2021Updated 5 years ago