A RISC-V Core (RV32I) written in Chisel HDL
☆107Feb 3, 2026Updated 2 months ago
Alternatives and similar repositories for chiselv
Users that are interested in chiselv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- For contributions of Chisel IP to the chisel community.☆72Nov 7, 2024Updated last year
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Mar 27, 2026Updated 2 weeks ago
- Chisel HDL example applications☆30Aug 11, 2022Updated 3 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 5 months ago
- Luna-Vortex (2026) — Professional Discord Multi-Tool & Stress Tester. Features High-Speed Token Grabbing, Server Raiding, Mass DM, and Ni…☆69Mar 26, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- HDMI core in Chisel HDL☆54Mar 8, 2024Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Build script to compile an up-to-date RISC-V GCC toolchain on Debian / Ubuntu with rv32e, rv32i and rv64i architectures and ilp32e, ilp3…☆11Aug 5, 2025Updated 8 months ago
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆17Feb 20, 2020Updated 6 years ago
- eyeriss-chisel3☆41May 2, 2022Updated 3 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆114Feb 13, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year
- A teaching-focused RISC-V CPU design used at UC Davis☆155Feb 5, 2023Updated 3 years ago
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆16Aug 24, 2024Updated last year
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆183Jun 28, 2021Updated 4 years ago
- ☆16Jan 12, 2021Updated 5 years ago
- Learning how to make RISC-V 32bit CPU with Chisel☆70Sep 17, 2021Updated 4 years ago
- A template project for beginning new Chisel work☆696Feb 24, 2026Updated last month
- Verilog AST☆20Dec 2, 2023Updated 2 years ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- ☆12May 20, 2021Updated 4 years ago
- high-performance RTL simulator☆190Jun 19, 2024Updated last year
- ☆35Jul 12, 2025Updated 8 months ago
- Chisel Cheatsheet☆36Apr 13, 2023Updated 2 years ago
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆19Jul 4, 2025Updated 9 months ago
- SERV - The SErial RISC-V CPU☆1,779Feb 19, 2026Updated last month
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆24Aug 24, 2024Updated last year
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆58Oct 27, 2024Updated last year
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆50Aug 24, 2024Updated last year
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Jan 21, 2022Updated 4 years ago
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Dec 25, 2020Updated 5 years ago
- ☆20Mar 3, 2026Updated last month