carlosedp / chiselvLinks
A RISC-V Core (RV32I) written in Chisel HDL
☆105Updated 2 months ago
Alternatives and similar repositories for chiselv
Users that are interested in chiselv are comparing it to the libraries listed below
Sorting:
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- Generic Register Interface (contains various adapters)☆130Updated last week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆185Updated this week
- Provides various testers for chisel users☆99Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- RISC-V Verification Interface☆107Updated 3 weeks ago
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- Chisel Learning Journey☆110Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- RISC-V System on Chip Template☆159Updated 2 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- A dynamic verification library for Chisel.☆156Updated 11 months ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Verilog Configurable Cache☆184Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- ☆190Updated last year
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- chipyard in mill :P☆77Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- ☆86Updated 4 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago