schoeberl / chisel-examplesLinks
Chisel examples and code snippets
☆257Updated 3 years ago
Alternatives and similar repositories for chisel-examples
Users that are interested in chisel-examples are comparing it to the libraries listed below
Sorting:
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆206Updated 2 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Updated last year
- ☆336Updated 11 months ago
- A Chisel RTL generator for network-on-chip interconnects☆207Updated this week
- A Library of Chisel3 Tools for Digital Signal Processing☆239Updated last year
- RISC-V Torture Test☆197Updated last year
- Comment on the rocket-chip source code☆180Updated 6 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆588Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- Chisel Learning Journey☆109Updated 2 years ago
- Wrapper for Rocket-Chip on FPGAs☆136Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 4 years ago
- A template project for beginning new Chisel work☆659Updated 3 months ago
- Instruction Set Generator initially contributed by Futurewei☆292Updated last year
- A dynamic verification library for Chisel.☆154Updated 9 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆453Updated 3 weeks ago
- Provides various testers for chisel users☆100Updated 2 years ago
- ☆184Updated last month
- SpinalHDL-tutorial based on Jupyter Notebook☆139Updated last year
- Run rocket-chip on FPGA☆70Updated 9 months ago
- Verilog Configurable Cache☆181Updated 8 months ago
- Labs to learn SpinalHDL☆150Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Modern co-simulation framework for RISC-V CPUs☆148Updated this week
- ☆67Updated 6 months ago
- ☆293Updated last week
- A Fast, Low-Overhead On-chip Network☆221Updated 3 weeks ago
- SystemC/TLM-2.0 Co-simulation framework☆254Updated 3 months ago
- An AXI4 crossbar implementation in SystemVerilog☆169Updated this week