schoeberl / chisel-examplesLinks
Chisel examples and code snippets
☆259Updated 3 years ago
Alternatives and similar repositories for chisel-examples
Users that are interested in chisel-examples are comparing it to the libraries listed below
Sorting:
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆212Updated 4 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆232Updated last year
- ☆349Updated last month
- A Library of Chisel3 Tools for Digital Signal Processing☆238Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆212Updated 2 months ago
- Comment on the rocket-chip source code☆179Updated 7 years ago
- RISC-V Torture Test☆200Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- Instruction Set Generator initially contributed by Futurewei☆295Updated 2 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆595Updated last year
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago
- ☆198Updated 3 months ago
- Chisel Learning Journey☆110Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- A dynamic verification library for Chisel.☆156Updated 11 months ago
- Verilog Configurable Cache☆184Updated last week
- Provides various testers for chisel users☆99Updated 2 years ago
- A template project for beginning new Chisel work☆664Updated last month
- A Fast, Low-Overhead On-chip Network☆231Updated this week
- Labs to learn SpinalHDL☆149Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆465Updated 2 months ago
- A basic SpinalHDL project☆86Updated 2 months ago
- Modern co-simulation framework for RISC-V CPUs☆158Updated this week
- ☆67Updated 8 months ago
- ☆297Updated 3 weeks ago
- Run rocket-chip on FPGA☆76Updated this week
- An AXI4 crossbar implementation in SystemVerilog☆176Updated last month
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago