schoeberl / chisel-examplesLinks
Chisel examples and code snippets
☆255Updated 3 years ago
Alternatives and similar repositories for chisel-examples
Users that are interested in chisel-examples are comparing it to the libraries listed below
Sorting:
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆205Updated last month
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Updated 11 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆207Updated 2 months ago
- ☆334Updated 10 months ago
- Provides dot visualizations of chisel/firrtl circuits☆120Updated 2 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆586Updated 11 months ago
- Comment on the rocket-chip source code☆180Updated 6 years ago
- Wrapper for Rocket-Chip on FPGAs☆135Updated 2 years ago
- RISC-V Torture Test☆195Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- A dynamic verification library for Chisel.☆153Updated 8 months ago
- Instruction Set Generator initially contributed by Futurewei☆290Updated last year
- Provides various testers for chisel users☆100Updated 2 years ago
- Chisel Learning Journey☆109Updated 2 years ago
- Labs to learn SpinalHDL☆149Updated last year
- A basic SpinalHDL project☆87Updated 3 months ago
- A template project for beginning new Chisel work☆655Updated 2 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 4 years ago
- ☆176Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆448Updated this week
- Verilog Configurable Cache☆180Updated 7 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆138Updated last year
- ☆293Updated 3 weeks ago
- ☆67Updated 5 months ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆296Updated 7 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Run rocket-chip on FPGA☆70Updated 8 months ago
- An AXI4 crossbar implementation in SystemVerilog☆162Updated last month
- A Fast, Low-Overhead On-chip Network☆216Updated last week