Chisel examples and code snippets
☆268Aug 1, 2022Updated 3 years ago
Alternatives and similar repositories for chisel-examples
Users that are interested in chisel-examples are comparing it to the libraries listed below
Sorting:
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆227Feb 19, 2026Updated last week
- Digital Design with Chisel☆898Updated this week
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,108Sep 10, 2024Updated last year
- A template project for beginning new Chisel work☆691Jan 29, 2026Updated last month
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- chisel tutorial exercises and answers☆747Jan 6, 2022Updated 4 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- Chisel components for FPGA projects☆128Sep 19, 2023Updated 2 years ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- ☆87Jan 30, 2026Updated last month
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 5 months ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,588Updated this week
- An almost empty chisel project as a starting point for hardware design☆35Jan 27, 2025Updated last year
- A teaching-focused RISC-V CPU design used at UC Davis☆154Feb 5, 2023Updated 3 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Rocket Chip Generator☆3,696Updated this week
- Chisel Cheatsheet☆35Apr 13, 2023Updated 2 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Jan 8, 2026Updated last month
- ☆71Feb 2, 2026Updated 3 weeks ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆162Jan 25, 2024Updated 2 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- ☆12May 8, 2025Updated 9 months ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated 2 months ago
- Lipsi: Probably the Smallest Processor in the World☆88Apr 15, 2024Updated last year
- Berkeley's Spatial Array Generator☆1,225Updated this week
- OpenSoC Fabric - A Network-On-Chip Generator☆176Jun 18, 2020Updated 5 years ago
- ☆367Sep 12, 2025Updated 5 months ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago