DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language
☆93Feb 17, 2026Updated last week
Alternatives and similar repositories for DFHDL
Users that are interested in DFHDL are comparing it to the libraries listed below
Sorting:
- A Hardware Pipeline Description Language☆57Jul 12, 2025Updated 7 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆701Updated this week
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆296Nov 17, 2025Updated 3 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Oct 3, 2023Updated 2 years ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- Intermediate Language (IL) for Hardware Accelerator Generators☆581Updated this week
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- Time-sensitive affine types for predictable hardware generation☆148Jan 5, 2026Updated last month
- Scala based HDL☆1,928Feb 18, 2026Updated last week
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- Hardware Description Languages☆1,115Jul 14, 2025Updated 7 months ago
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- Reference interpreter for TASTy, the Scala 3 interchange format☆13Feb 3, 2023Updated 3 years ago
- ☆12Jul 20, 2022Updated 3 years ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- ☆24Nov 10, 2020Updated 5 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Feb 20, 2026Updated last week
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Mar 17, 2022Updated 3 years ago
- MiMa Plugin for Mill☆17Feb 18, 2026Updated last week
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- ☆30Oct 16, 2022Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆38Oct 5, 2025Updated 4 months ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆445Aug 24, 2025Updated 6 months ago
- PyTorch model to RTL flow for low latency inference☆131Mar 15, 2024Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆182Aug 16, 2025Updated 6 months ago
- Verik toolchain☆45Dec 24, 2022Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- magma circuits☆265Oct 19, 2024Updated last year
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- ☆16Oct 25, 2022Updated 3 years ago
- ☆17Mar 26, 2025Updated 11 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- PandA-bambu public repository☆314Feb 10, 2026Updated 2 weeks ago
- ☆87Mar 5, 2024Updated last year
- ☆20Updated this week