Alternatives and similar repositories for DFHDL:

Users that are interested in DFHDL are comparing it to the libraries listed below

• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆113Updated 2 years ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆61Updated 6 months ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆54Updated last week
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆153Updated 8 months ago
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆33Updated last week
• chipsalliance / cde
  A Scala library for Context-Dependent Environments
  ☆47Updated last year
• ucb-bar / testchipip
  ☆84Updated this week
• freechipsproject / diagrammer
  Provides dot visualizations of chisel/firrtl circuits
  ☆119Updated 2 years ago
• freechipsproject / firrtl-interpreter
  A scala based simulator for circuits described by a LoFirrtl file
  ☆48Updated 2 years ago
• chipsalliance / rocket-chip-inclusive-cache
  An RTL generator for a last-level shared inclusive TileLink cache controller
  ☆19Updated 3 months ago
• ucb-bar / fixedpoint
  Chisel Fixed-Point Arithmetic Library
  ☆14Updated 4 months ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆56Updated 6 months ago
• rameloni / tywaves-chisel
  A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…
  ☆41Updated 6 months ago
• freechipsproject / chisel-testers
  Provides various testers for chisel users
  ☆100Updated 2 years ago
• freechipsproject / chisel-cheatsheet
  Chisel Cheatsheet
  ☆33Updated 2 years ago
• ucb-bar / dsptools
  A Library of Chisel3 Tools for Digital Signal Processing
  ☆237Updated last year
• zhemao / chisel-float
  Floating point modules for CHISEL
  ☆32Updated 10 years ago
• Kuree / hgdb
  Hardware generator debugger
  ☆73Updated last year
• schoeberl / wildcat
  An implementation of RISC-V
  ☆32Updated last week
• ucb-bar / barstools
  Useful utilities for BAR projects
  ☆31Updated last year
• maltanar / fpga-tidbits
  Chisel components for FPGA projects
  ☆122Updated last year
• SpinalHDL / SpinalTemplateSbt
  A basic SpinalHDL project
  ☆84Updated last month
• schoeberl / lipsi
  Lipsi: Probably the Smallest Processor in the World
  ☆84Updated last year
• carlosedp / chiselv
  A RISC-V Core (RV32I) written in Chisel HDL
  ☆103Updated last month
• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆101Updated 5 years ago
• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆92Updated this week
• pulp-platform / axi_riscv_atomics
  AXI Adapter(s) for RISC-V Atomic Operations
  ☆62Updated this week
• ucsc-vama / essent
  high-performance RTL simulator
  ☆157Updated 10 months ago
• antmicro / fastvdma
  Antmicro's fast, vendor-neutral DMA IP in Chisel
  ☆117Updated 5 months ago
• maltanar / axi-in-chisel
  Examples for creating AXI-interfaced peripherals in Chisel
  ☆74Updated 9 years ago