DFiantHDL / DFHDL
DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language
☆84Updated this week
Alternatives and similar repositories for DFHDL:
Users that are interested in DFHDL are comparing it to the libraries listed below
- Chisel/Firrtl execution engine☆153Updated 7 months ago
- For contributions of Chisel IP to the chisel community.☆60Updated 4 months ago
- A Scala library for Context-Dependent Environments☆47Updated 11 months ago
- The specification for the FIRRTL language☆52Updated this week
- (System)Verilog to Chisel translator☆112Updated 2 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆118Updated last year
- Chisel components for FPGA projects☆122Updated last year
- A Rocket-based RISC-V superscalar in-order core☆31Updated 2 weeks ago
- A scala based simulator for circuits described by a LoFirrtl file☆47Updated 2 years ago
- ☆55Updated 2 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆89Updated this week
- A Library of Chisel3 Tools for Digital Signal Processing☆234Updated 11 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆100Updated 5 years ago
- Lipsi: Probably the Smallest Processor in the World☆83Updated 11 months ago
- A RISC-V Core (RV32I) written in Chisel HDL☆102Updated 9 months ago
- Useful utilities for BAR projects☆31Updated last year
- ☆82Updated last week
- A Tiny Processor Core☆107Updated 2 weeks ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- A basic SpinalHDL project☆83Updated last week
- Chisel Fixed-Point Arithmetic Library☆13Updated 2 months ago
- A tiny POWER Open ISA soft processor written in Chisel☆108Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 7 months ago
- Chisel Cheatsheet☆33Updated last year
- Chisel HDL example applications☆30Updated 2 years ago
- A SystemVerilog source file pickler.☆56Updated 5 months ago
- high-performance RTL simulator☆154Updated 9 months ago
- A dynamic verification library for Chisel.☆147Updated 4 months ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆18Updated 2 months ago