DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language
☆94Feb 17, 2026Updated last month
Alternatives and similar repositories for DFHDL
Users that are interested in DFHDL are comparing it to the libraries listed below
Sorting:
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- A Hardware Pipeline Description Language☆58Jul 12, 2025Updated 8 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆707Updated this week
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆297Mar 13, 2026Updated last week
- Intermediate Language (IL) for Hardware Accelerator Generators☆587Updated this week
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- Time-sensitive affine types for predictable hardware generation☆149Jan 5, 2026Updated 2 months ago
- 🔁 elastic circuit toolchain☆33Dec 2, 2024Updated last year
- ☆30Oct 16, 2022Updated 3 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- ☆17Mar 26, 2025Updated 11 months ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆314Mar 6, 2026Updated 2 weeks ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆446Mar 6, 2026Updated 2 weeks ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Oct 3, 2023Updated 2 years ago
- Scala based HDL☆1,935Updated this week
- Hardware Description Languages☆1,127Jul 14, 2025Updated 8 months ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)☆57Jan 23, 2025Updated last year
- Fearless hardware design☆198Aug 20, 2025Updated 7 months ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- ☆16Oct 25, 2022Updated 3 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 4 months ago
- ☆12Jul 20, 2022Updated 3 years ago
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- A scalable High-Level Synthesis framework on MLIR☆291May 15, 2024Updated last year
- ☆87Mar 5, 2024Updated 2 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆98Jan 29, 2026Updated last month
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Mar 17, 2022Updated 4 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year