DFiantHDL / DFHDL

Related projects ⓘ

Alternatives and complementary repositories for DFHDL

• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆106Updated 2 years ago
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆153Updated 3 months ago
• sifive / chisel-circt
  Library to compile Chisel circuits using LLVM/MLIR (CIRCT)
  ☆70Updated last year
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆46Updated this week
• freechipsproject / firrtl-interpreter
  A scala based simulator for circuits described by a LoFirrtl file
  ☆47Updated last year
• freechipsproject / chisel-testers
  Provides various testers for chisel users
  ☆100Updated last year
• ucsc-vama / essent
  high-performance RTL simulator
  ☆140Updated 5 months ago
• chipsalliance / cde
  A Scala library for Context-Dependent Environments
  ☆46Updated 6 months ago
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆28Updated 3 weeks ago
• ucb-bar / dsptools
  A Library of Chisel3 Tools for Digital Signal Processing
  ☆225Updated 6 months ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆55Updated 2 weeks ago
• sifive / block-inclusivecache-sifive
  ☆75Updated 2 years ago
• carlosedp / chiselv
  A RISC-V Core (RV32I) written in Chisel HDL
  ☆97Updated 5 months ago
• ucb-bar / testchipip
  ☆80Updated last month
• freechipsproject / diagrammer
  Provides dot visualizations of chisel/firrtl circuits
  ☆115Updated last year
• maltanar / fpga-tidbits
  Chisel components for FPGA projects
  ☆119Updated last year
• SpinalHDL / SpinalTemplateSbt
  A basic SpinalHDL project
  ☆77Updated last month
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆51Updated last month
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆111Updated last month
• freechipsproject / chisel-cheatsheet
  Chisel Cheatsheet
  ☆31Updated last year
• rameloni / tywaves-chisel
  A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…
  ☆23Updated 3 weeks ago
• zhemao / chisel-float
  Floating point modules for CHISEL
  ☆28Updated 10 years ago
• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆79Updated 7 months ago
• IntelLabs / riscv-vector
  Vector Acceleration IP core for RISC-V*
  ☆150Updated this week
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆142Updated last week
• OpenXiangShan / fudian
  Open source high performance IEEE-754 floating unit
  ☆60Updated 8 months ago
• ucb-bar / barstools
  Useful utilities for BAR projects
  ☆30Updated 10 months ago
• sifive / fpga-shells
  ☆131Updated 2 years ago
• pulp-platform / axi_riscv_atomics
  AXI Adapter(s) for RISC-V Atomic Operations
  ☆58Updated 2 months ago
• Kuree / hgdb
  Hardware generator debugger
  ☆71Updated 9 months ago