Chisel Cheatsheet
☆35Apr 13, 2023Updated 2 years ago
Alternatives and similar repositories for chisel-cheatsheet
Users that are interested in chisel-cheatsheet are comparing it to the libraries listed below
Sorting:
- ☆13Feb 13, 2021Updated 5 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- Hardware design with Chisel☆35Feb 9, 2023Updated 3 years ago
- Chisel components for FPGA projects☆128Sep 19, 2023Updated 2 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆120Nov 10, 2025Updated 3 months ago
- ☆26Sep 3, 2020Updated 5 years ago
- 哈尔滨工业大学（深圳）2021年球季学期深度学习体系结构实验☆17Oct 1, 2022Updated 3 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- ☆51Jan 9, 2026Updated last month
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated 10 months ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- Digital Design with Chisel☆898Updated this week
- Chisel examples and code snippets☆268Aug 1, 2022Updated 3 years ago
- A programming language for FPGAs.☆20May 5, 2018Updated 7 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Sep 17, 2025Updated 5 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- ☆10Jun 9, 2022Updated 3 years ago
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆15Sep 5, 2019Updated 6 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- ☆18Jul 9, 2025Updated 7 months ago
- Workshop on Computer Architecture Research with RISC-V (CARRV)☆42Nov 5, 2024Updated last year
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆227Feb 19, 2026Updated last week
- ☆20Updated this week
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated last year
- A bare-metal application to test specific features of the risc-v hypervisor extension☆45Nov 24, 2025Updated 3 months ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 8 years ago
- A library for code transformations with guaranteed legality☆18Updated this week
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated last month
- Craft 2 top-level repository☆14May 15, 2019Updated 6 years ago
- ☆18Jan 28, 2026Updated last month
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- ☆22Oct 24, 2020Updated 5 years ago