☆10Oct 15, 2021Updated 4 years ago
Alternatives and similar repositories for open-source-formal-verification-for-chisel
Users that are interested in open-source-formal-verification-for-chisel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- ☆18Jul 12, 2024Updated last year
- A Formal Verification Framework for Chisel☆19Apr 9, 2024Updated 2 years ago
- ☆20Jun 12, 2024Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆31Sep 20, 2019Updated 6 years ago
- A generic parser and tool package for the BTOR2 format.☆48Sep 18, 2025Updated 7 months ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 8 months ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 11 months ago
- (System)Verilog to Chisel translator☆120May 20, 2022Updated 3 years ago
- Chisel Cheatsheet☆37Apr 13, 2023Updated 3 years ago
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆15Jul 9, 2025Updated 9 months ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- A library to retrieve JEP106 manufacturer strings in Rust.☆11May 7, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- GPU model checker☆13Apr 17, 2019Updated 7 years ago
- ☆18Nov 9, 2022Updated 3 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- ☆12May 20, 2021Updated 4 years ago
- MachSMT: An ML-Driven Algorithm Selection tool for SMT Solvers☆26Apr 21, 2023Updated 3 years ago
- ☆24Feb 11, 2021Updated 5 years ago
- Handle Fast Signal Traces (fst) in Python☆14Jun 11, 2025Updated 10 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- LLMs in Futhark☆13Sep 1, 2025Updated 8 months ago
- An Extensible Framework for Hardware Verification and Debugging☆17Sep 14, 2022Updated 3 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- Code repository for Coppelia tool☆24Nov 12, 2020Updated 5 years ago
- Simple pytest(pytest.org) plugin which provides fixtures and code to help with running shell commands on tests☆19Oct 22, 2024Updated last year
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated 10 months ago
- Official Repository for the ICLR 2022 paper "Generalization of Neural Combinatorial Solvers through the Lens of Adversarial Robustness"☆13Nov 20, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Course website for Data Parallel Programming at DIKU☆15Dec 17, 2024Updated last year
- ☆18Sep 2, 2020Updated 5 years ago
- ☆15Sep 14, 2020Updated 5 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- ☆16May 11, 2018Updated 7 years ago
- propositional satisfiability problem (SAT) goes neural and deep☆12Aug 17, 2021Updated 4 years ago
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago