MoonbaseOtago / vroomLinks
VRoom! RISC-V CPU
☆512Updated last year
Alternatives and similar repositories for vroom
Users that are interested in vroom are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable DRAM core☆456Updated 3 weeks ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆683Updated this week
- A Linux-capable RISC-V multicore for and by the world☆744Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,123Updated 3 weeks ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆222Updated last year
- A tiny Open POWER ISA softcore written in VHDL 2008☆699Updated last month
- ☆300Updated this week
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆374Updated 2 years ago
- The OpenPiton Platform☆740Updated last month
- ☆247Updated 3 years ago
- FOSS Flow For FPGA☆412Updated 10 months ago
- VeeR EH1 core☆906Updated 2 years ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆241Updated 5 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- Linux on LiteX-VexRiscv☆667Updated 2 months ago
- CORE-V Family of RISC-V Cores☆304Updated 9 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆433Updated last week
- A configurable RTL to bitstream FPGA toolchain☆54Updated last week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆310Updated this week
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆328Updated 3 years ago
- SERV - The SErial RISC-V CPU☆1,669Updated 3 weeks ago
- Small footprint and configurable PCIe core☆629Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆539Updated 3 weeks ago
- A simple RISC-V processor for use in FPGA designs.☆281Updated last year
- ☆300Updated this week
- RISC-V CPU Core☆393Updated 4 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆273Updated last month
- VHDL synthesis (based on ghdl)☆352Updated 2 weeks ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆195Updated last week
- A 32-bit RISC-V soft processor☆316Updated 3 months ago