VRoom! RISC-V CPU
☆522Sep 2, 2024Updated 2 years ago
Alternatives and similar repositories for vroom
Users that are interested in vroom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,202Updated this week
- A Linux-capable RISC-V multicore for and by the world☆833Updated this week
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆230Feb 19, 2026Updated 7 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆303Updated this week
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SERV - The SErial RISC-V CPU☆1,887Aug 25, 2026Updated 3 weeks ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆261Aug 18, 2026Updated last month
- A simple superscalar out-of-order RISC-V microprocessor☆255Feb 24, 2025Updated last year
- 32-bit Superscalar RISC-V CPU☆1,309Sep 18, 2021Updated 5 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,127Updated this week
- VeeR EH1 core☆970Jul 16, 2026Updated 2 months ago
- ☆2,266Updated this week
- ☆33Nov 25, 2022Updated 3 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,240Sep 11, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- VeeR EH2 core☆280Updated this week
- GPGPU microprocessor architecture☆2,224Nov 8, 2024Updated last year
- OpenXuantie - OpenC910 Core☆1,478Jun 28, 2024Updated 2 years ago
- ☆326Jan 23, 2026Updated 8 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆638Sep 14, 2026Updated last week
- high-performance RTL simulator☆196Aug 4, 2026Updated last month
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,380Nov 22, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,293Aug 26, 2026Updated 3 weeks ago
- Build your hardware, easily!☆4,121Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The OpenPiton Platform☆828Feb 25, 2026Updated 6 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,430Sep 10, 2026Updated last week
- VeeR EL2 Core☆345Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,273Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆548Updated this week
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- Dual-issue RV64IM processor for fun & learning☆65Jul 4, 2023Updated 3 years ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆255Aug 27, 2026Updated 3 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,268Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,610Sep 4, 2026Updated 2 weeks ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆329Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,691Nov 18, 2025Updated 10 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆633Updated this week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 9 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,002Nov 15, 2024Updated last year
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago