MoonbaseOtago / vroomLinks
VRoom! RISC-V CPU
☆508Updated 11 months ago
Alternatives and similar repositories for vroom
Users that are interested in vroom are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable DRAM core☆431Updated last month
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆221Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,091Updated 4 months ago
- ☆247Updated 2 years ago
- A tiny Open POWER ISA softcore written in VHDL 2008☆691Updated 3 months ago
- A Linux-capable RISC-V multicore for and by the world☆719Updated 3 months ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆300Updated 2 weeks ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆374Updated last year
- ☆293Updated 3 weeks ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆667Updated 2 weeks ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆240Updated 2 months ago
- Linux on LiteX-VexRiscv☆654Updated last month
- The OpenPiton Platform☆723Updated 2 weeks ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- VeeR EH1 core☆885Updated 2 years ago
- CORE-V Family of RISC-V Cores☆283Updated 5 months ago
- A directory of Western Digital’s RISC-V SweRV Cores☆871Updated 5 years ago
- SERV - The SErial RISC-V CPU☆1,617Updated 2 months ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆326Updated 3 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆516Updated 5 months ago
- ☆240Updated 2 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆402Updated this week
- A configurable RTL to bitstream FPGA toolchain☆40Updated last month
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated last month
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆173Updated last week
- A 32-bit RISC-V soft processor☆312Updated 2 weeks ago
- FOSS Flow For FPGA☆399Updated 6 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆271Updated this week
- RISC-V CPU Core☆359Updated last month
- Small footprint and configurable PCIe core☆566Updated 2 weeks ago