VRoom! RISC-V CPU
☆523Sep 2, 2024Updated 2 years ago
Alternatives and similar repositories for vroom
Users that are interested in vroom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,212Oct 3, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆230Feb 19, 2026Updated 7 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 20, 2026Updated 3 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SERV - The SErial RISC-V CPU☆1,901Aug 25, 2026Updated last month
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆264Updated this week
- A simple superscalar out-of-order RISC-V microprocessor☆256Feb 24, 2025Updated last year
- 32-bit Superscalar RISC-V CPU☆1,315Sep 18, 2021Updated 5 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,157Updated this week
- VeeR EH1 core☆970Jul 16, 2026Updated 2 months ago
- ☆2,313Updated this week
- ☆33Nov 25, 2022Updated 3 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,259Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- VeeR EH2 core☆281Oct 6, 2026Updated last week
- GPGPU microprocessor architecture☆2,228Nov 8, 2024Updated last year
- OpenXuantie - OpenC910 Core☆1,479Jun 28, 2024Updated 2 years ago
- ☆327Jan 23, 2026Updated 8 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆644Sep 14, 2026Updated 3 weeks ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,392Nov 22, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,314Updated this week
- Build your hardware, easily!☆4,156Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The OpenPiton Platform☆833Feb 25, 2026Updated 7 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,432Sep 10, 2026Updated last month
- VeeR EL2 Core☆346Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,294Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆551Updated this week
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- Dual-issue RV64IM processor for fun & learning☆65Jul 4, 2023Updated 3 years ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆258Sep 24, 2026Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,285Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,623Updated this week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆329Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,729Nov 18, 2025Updated 10 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆644Updated this week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆24Nov 24, 2025Updated 10 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,007Nov 15, 2024Updated last year
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago