MoonbaseOtago / vroomLinks
VRoom! RISC-V CPU
☆509Updated 11 months ago
Alternatives and similar repositories for vroom
Users that are interested in vroom are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable DRAM core☆433Updated last month
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆671Updated 2 weeks ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆221Updated last year
- A Linux-capable RISC-V multicore for and by the world☆721Updated this week
- FOSS Flow For FPGA☆401Updated 7 months ago
- CORE-V Family of RISC-V Cores☆287Updated 6 months ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆302Updated last week
- ☆247Updated 3 years ago
- A configurable RTL to bitstream FPGA toolchain☆41Updated this week
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆375Updated last year
- A tiny Open POWER ISA softcore written in VHDL 2008☆690Updated last week
- Linux on LiteX-VexRiscv☆655Updated last month
- ☆293Updated 2 weeks ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆405Updated last week
- VeeR EH1 core☆889Updated 2 years ago
- Small footprint and configurable PCIe core☆575Updated last month
- The OpenPiton Platform☆727Updated last month
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆240Updated 3 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,097Updated 5 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆327Updated 3 years ago
- SystemVerilog to Verilog conversion☆659Updated 2 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆292Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆525Updated 2 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 9 months ago
- RISC-V CPU Core☆369Updated 2 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆275Updated last week
- ☆242Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,630Updated 2 months ago