☆12Feb 15, 2024Updated 2 years ago
Alternatives and similar repositories for riscv-zfinx
Users that are interested in riscv-zfinx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LibreSilicon's Standard Cell Library Generator☆22Jun 7, 2026Updated last month
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 10 months ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 12 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆40Mar 6, 2026Updated 4 months ago
- ☆13Apr 16, 2022Updated 4 years ago
- ☆148Feb 29, 2024Updated 2 years ago
- A RISC-V new instruction discovery tool [Work in Progress]☆15Dec 8, 2022Updated 3 years ago
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 2 years ago
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆14Mar 24, 2025Updated last year
- 《关于浮点运算：作为程序员都应该了解什么？》☆28Apr 17, 2018Updated 8 years ago
- Port of the original radio-86rk_SDRAM Altera DE1 code to the WXEDA board☆16Mar 13, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- HTTP Archive extractor☆21Mar 15, 2023Updated 3 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- A linker script generator for SiFive's Freedom platform☆32Nov 15, 2021Updated 4 years ago
- RiVEC Bencmark Suite☆133Nov 27, 2024Updated last year
- ☆13Feb 13, 2021Updated 5 years ago
- ☆13Apr 25, 2017Updated 9 years ago
- Hardware Agent☆30Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆11Jan 21, 2019Updated 7 years ago
- Software for the QO-100 groundstation of EA4GPZ☆10Aug 8, 2022Updated 3 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 7 years ago
- A Halide backend for ONNX☆12Nov 5, 2019Updated 6 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 7 months ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- e300 and u500 devkits☆10Nov 15, 2020Updated 5 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A programming language for FPGAs.☆19May 5, 2018Updated 8 years ago
- PLIC Specification☆154Apr 8, 2026Updated 3 months ago
- ☆12Feb 16, 2019Updated 7 years ago
- betrusted.io main SoC design☆14Jan 30, 2020Updated 6 years ago
- RISC-V Matrix Specification☆26Dec 2, 2024Updated last year
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- Models of finite automata (DFA, NFA) with support of common operations and easily readable creation of objects☆14Feb 4, 2019Updated 7 years ago