riscvarchive / riscv-zfinxLinks
☆12Updated last year
Alternatives and similar repositories for riscv-zfinx
Users that are interested in riscv-zfinx are comparing it to the libraries listed below
Sorting:
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Updated last year
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated last week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- ☆11Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- LowRISC port to Zedboard☆13Updated 8 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12Updated 6 years ago
- Simple runtime for Pulp platforms☆48Updated this week
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- Source-Opened RISCV for Crypto☆16Updated 3 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆25Updated this week
- Wavious DDR (WDDR) Physical interface (PHY) Software☆20Updated 3 years ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆12Updated 2 months ago
- ☆59Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- RISC-V System on Chip Builder☆12Updated 4 years ago
- ☆33Updated 2 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Updated last year
- ☆31Updated this week
- M-extension for RISC-V cores.☆31Updated 6 months ago
- Cortex-M0 DesignStart Wrapper☆18Updated 5 years ago