AI-Vector-Accelerator / ava-core
A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)
☆34Updated 4 years ago
Alternatives and similar repositories for ava-core:
Users that are interested in ava-core are comparing it to the libraries listed below
- Reconfigurable Binary Engine☆15Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 3 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 9 months ago
- For contributions of Chisel IP to the chisel community.☆59Updated 3 months ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆19Updated 4 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 4 months ago
- ☆41Updated 6 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last week
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆44Updated last month
- Platform Level Interrupt Controller☆36Updated 9 months ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 4 months ago
- The multi-core cluster of a PULP system.☆70Updated this week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆50Updated this week
- Chisel implementation of Neural Processing Unit for System on the Chip☆22Updated 3 months ago
- Neural Network accelerator powered by MVUs and RISC-V.☆12Updated 7 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 8 months ago
- Chisel Cheatsheet☆32Updated last year
- ☆23Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆67Updated 10 months ago
- ☆24Updated 5 years ago
- RISCV model for Verilator/FPGA targets☆49Updated 5 years ago
- sram/rram/mram.. compiler☆30Updated last year
- Wraps the NVDLA project for Chipyard integration☆19Updated 11 months ago