AI-Vector-Accelerator / ava-coreLinks
A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)
☆34Updated 4 years ago
Alternatives and similar repositories for ava-core
Users that are interested in ava-core are comparing it to the libraries listed below
Sorting:
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- ☆61Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- ☆29Updated last month
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated this week
- Platform Level Interrupt Controller☆40Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Development of a Network on Chip Simulation using SystemC.☆32Updated 7 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- HLS for Networks-on-Chip☆34Updated 4 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- Chisel Cheatsheet☆33Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆29Updated 4 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- matrix-coprocessor for RISC-V☆16Updated last month
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 3 weeks ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆23Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago