AI-Vector-Accelerator / ava-coreLinks
A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)
☆35Updated 4 years ago
Alternatives and similar repositories for ava-core
Users that are interested in ava-core are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- ☆80Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- ☆30Updated last month
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 9 months ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated last year
- Platform Level Interrupt Controller