AI-Vector-Accelerator / ava-coreLinks
A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)
☆35Updated 4 years ago
Alternatives and similar repositories for ava-core
Users that are interested in ava-core are comparing it to the libraries listed below
Sorting:
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 9 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- DUTH RISC-V Superscalar Microprocessor☆32Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ☆88Updated last week
- For contributions of Chisel IP to the chisel community.☆68Updated last year
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated this week
- ☆32Updated last week
- The multi-core cluster of a PULP system.☆109Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆70Updated last week
- Reconfigurable Binary Engine☆17Updated 4 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆92Updated 11 months ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated this week
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 3 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆32Updated this week
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- matrix-coprocessor for RISC-V☆25Updated 7 months ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 11 months ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆31Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- Chisel Cheatsheet☆34Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 4 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated last year
- pulp_soc is the core building component of PULP based SoCs☆81Updated 8 months ago