A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)
☆35Jan 19, 2021Updated 5 years ago
Alternatives and similar repositories for ava-core
Users that are interested in ava-core are comparing it to the libraries listed below
Sorting:
- Reconfigurable Binary Engine☆17Mar 23, 2021Updated 4 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184May 8, 2025Updated 9 months ago
- RISC-V Zve32x Vector Coprocessor☆207Jan 22, 2026Updated last month
- ☆15Sep 27, 2022Updated 3 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated last month
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆33Updated this week
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated 8 months ago
- matrix-coprocessor for RISC-V☆30Updated this week
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- VeeR EL2 Core☆318Updated this week
- ☆40Jan 23, 2024Updated 2 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- ☆11May 8, 2022Updated 3 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 2 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Oct 4, 2018Updated 7 years ago
- Vector processor for RISC-V vector ISA☆137Oct 19, 2020Updated 5 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆490Nov 27, 2025Updated 3 months ago
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- RISCV CPU implementation in SystemVerilog☆32Oct 1, 2025Updated 5 months ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- ☆12Jul 28, 2022Updated 3 years ago
- ☆13May 5, 2023Updated 2 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated last year
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Feb 16, 2026Updated last week
- ☆132Aug 14, 2025Updated 6 months ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆34Jun 30, 2021Updated 4 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago