AI-Vector-Accelerator / ava-coreLinks
A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)
☆35Updated 4 years ago
Alternatives and similar repositories for ava-core
Users that are interested in ava-core are comparing it to the libraries listed below
Sorting:
- ☆89Updated last week
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated 2 weeks ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆75Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 9 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- matrix-coprocessor for RISC-V☆26Updated 2 weeks ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 3 years ago
- The multi-core cluster of a PULP system.☆109Updated last month
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 6 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- ☆33Updated last month
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated 11 months ago
- A simple, scalable, source-synchronous, all-digital DDR link☆32Updated 2 weeks ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Updated 3 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 5 months ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆33Updated 2 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆130Updated last week
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 2 years ago
- ☆20Updated last week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆87Updated 4 years ago