A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)
☆35Jan 19, 2021Updated 5 years ago
Alternatives and similar repositories for ava-core
Users that are interested in ava-core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Reconfigurable Binary Engine☆18Mar 23, 2021Updated 5 years ago
- Vector processor for RISC-V vector ISA☆147Oct 19, 2020Updated 6 years ago
- ☆14Jun 9, 2026Updated 4 months ago
- RISC-V Zve32x Vector Coprocessor☆224Jan 22, 2026Updated 9 months ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆34Aug 28, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆15Sep 27, 2022Updated 4 years ago
- HiPU200 open-source version is a DNN accelerator, using RISC-V instruction set and customized vector/matrix extension.☆10Jan 7, 2022Updated 4 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆192Apr 4, 2026Updated 6 months ago
- Neural Engine, 16 input channels☆20Oct 31, 2022Updated 3 years ago
- VeeR EL2 Core☆349Updated this week
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆16Jul 14, 2019Updated 7 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆560Oct 16, 2026Updated last week
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆43Oct 15, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆41Jan 23, 2024Updated 2 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆264Oct 12, 2026Updated 2 weeks ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- Implementation of a RISC-V CPU in Verilog.☆21Jun 27, 2026Updated 4 months ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 3 years ago
- Original RISC-V 1.0 implementation. Not supported.☆44Oct 4, 2018Updated 8 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆22Aug 19, 2026Updated 2 months ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Jul 2, 2026Updated 3 months ago
- ☆159Oct 6, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆17Sep 27, 2022Updated 4 years ago
- ☆38Oct 5, 2026Updated 3 weeks ago
- ☆13May 8, 2022Updated 4 years ago
- ☆99Oct 18, 2023Updated 3 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆35Updated this week
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- Direct Access Memory for MPSoC☆13Oct 19, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated 2 years ago
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated last year
- 64-bit multicore Linux-capable RISC-V processor☆124Apr 28, 2025Updated last year
- An Open Source Link Protocol and Controller☆29Aug 1, 2021Updated 5 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown …☆15Jan 17, 2025Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆201Nov 18, 2024Updated last year