A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)
☆49Aug 6, 2026Updated this week
Alternatives and similar repositories for rvv-bench-results
Users that are interested in rvv-bench-results are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆154Jul 31, 2026Updated last week
- An optimized neural network operator library for chips base on Xuantie CPU.☆103Feb 10, 2026Updated 6 months ago
- Nuclei AI Library Optimized For RISC-V Vector☆15Oct 15, 2025Updated 9 months ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated 6 months ago
- XuanTie vendor extension Instruction Set spec☆45Jul 3, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- x86-64, ARM, and RVV intrinsics viewer☆79Jun 18, 2026Updated last month
- RiVEC Bencmark Suite☆133Nov 27, 2024Updated last year
- Yet another Linux distro for RISC-V.☆14Dec 25, 2025Updated 7 months ago
- ☆14Feb 28, 2023Updated 3 years ago
- This repo hold information on the open-standard OVP APIs☆20Dec 11, 2025Updated 8 months ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition☆10Nov 11, 2022Updated 3 years ago
- Apache NuttX RTOS for Pine64 Star64 64-bit RISC-V SBC (StarFive JH7110)☆31Updated this week
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Jul 31, 2026Updated last week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RISC-V soft-core PEs for TaPaSCo☆24Jul 24, 2026Updated 2 weeks ago
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆20Nov 20, 2025Updated 8 months ago
- Administrative repository for the Integrated Matrix Extension Task Group☆37Jul 27, 2026Updated 2 weeks ago
- A translator from ARM NEON intrinsics to RISCV-V Extension implementation☆44Apr 25, 2026Updated 3 months ago
- Nuclei RISC-V Software Development Kit☆167Jul 31, 2026Updated last week
- ☆12Nov 4, 2023Updated 2 years ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆39Mar 26, 2024Updated 2 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆261Updated this week
- LLVM OpenCL C compiler suite for ventus GPGPU☆64Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- KVM RISC-V HowTOs☆48Jun 9, 2022Updated 4 years ago
- ☆17Jul 31, 2021Updated 5 years ago
- Codeplay's tutorial LLDB-MSP430 - as presented at the 2016 EuroLLVM Developers' Meeting in Barcelona.☆10Mar 15, 2016Updated 10 years ago
- Some knowledge about riscv rvv1.0，include rvv intrinsic examples☆15Dec 30, 2025Updated 7 months ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆60Dec 19, 2023Updated 2 years ago
- ☆11May 3, 2026Updated 3 months ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆19Feb 27, 2025Updated last year
- Administrative repository for the Attached Matrix Facility Task Group☆14Dec 11, 2023Updated 2 years ago
- ☆19Jan 8, 2026Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆27Sep 30, 2025Updated 10 months ago
- Unit tests generator for RVV 1.0☆115May 25, 2026Updated 2 months ago
- FreeBSD on StarFive VisionFive 2☆38May 26, 2023Updated 3 years ago
- Instant Neural Graphics Primitives from scratch, zero dependencies. Learning by doing.☆10Aug 18, 2023Updated 2 years ago
- A translator from Intel SSE intrinsics to RISCV-V Extension implementation☆27Apr 11, 2026Updated 4 months ago
- Intel Compiler for SystemC☆30Jun 1, 2023Updated 3 years ago
- Chisel RISC-V Vector 1.0 Implementation☆153Jul 14, 2026Updated 3 weeks ago