A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)
☆50Aug 24, 2026Updated last week
Alternatives and similar repositories for rvv-bench-results
Users that are interested in rvv-bench-results are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆154Aug 14, 2026Updated 2 weeks ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆104Feb 10, 2026Updated 6 months ago
- Fault Injection Automatic Test Equipment☆17Nov 22, 2021Updated 4 years ago
- Nuclei AI Library Optimized For RISC-V Vector☆15Oct 15, 2025Updated 10 months ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆31Feb 10, 2026Updated 6 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- XuanTie vendor extension Instruction Set spec☆47Updated this week
- Port of the xv6 OS to the VisionFive 2 RISC V board☆25Mar 26, 2023Updated 3 years ago
- x86-64, ARM, and RVV intrinsics viewer☆79Jun 18, 2026Updated 2 months ago
- RiVEC Bencmark Suite☆133Nov 27, 2024Updated last year
- Yet another Linux distro for RISC-V.☆14Dec 25, 2025Updated 8 months ago
- ☆14Feb 28, 2023Updated 3 years ago
- This repo hold information on the open-standard OVP APIs☆21Dec 11, 2025Updated 8 months ago
- Nuclei RISC-V Linux Software Development Kit☆61Aug 5, 2026Updated 3 weeks ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Apache NuttX RTOS for Pine64 Star64 64-bit RISC-V SBC (StarFive JH7110)☆31Updated this week
- RISC-V soft-core PEs for TaPaSCo☆24Jul 24, 2026Updated last month
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆20Nov 20, 2025Updated 9 months ago
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Updated this week
- Administrative repository for the Integrated Matrix Extension Task Group☆37Jul 27, 2026Updated last month
- A translator from ARM NEON intrinsics to RISCV-V Extension implementation☆44Apr 25, 2026Updated 4 months ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆39Mar 26, 2024Updated 2 years ago
- testing virtual thread performance with MySQL/MariaDB JDBC connectors☆13Nov 28, 2023Updated 2 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆262Aug 18, 2026Updated last week
- LLVM OpenCL C compiler suite for ventus GPGPU☆63Aug 20, 2026Updated last week
- ☆12Jan 2, 2025Updated last year
- ☆17Jul 31, 2021Updated 5 years ago
- Codeplay's tutorial LLDB-MSP430 - as presented at the 2016 EuroLLVM Developers' Meeting in Barcelona.☆10Mar 15, 2016Updated 10 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- ☆34Jul 21, 2026Updated last month
- Some knowledge about riscv rvv1.0，include rvv intrinsic examples☆16Dec 30, 2025Updated 8 months ago
- Level editor☆10Mar 7, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆60Dec 19, 2023Updated 2 years ago
- ☆11May 3, 2026Updated 3 months ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆20Feb 27, 2025Updated last year
- Administrative repository for the Attached Matrix Facility Task Group☆14Dec 11, 2023Updated 2 years ago
- ☆19Jan 8, 2026Updated 7 months ago
- Unit tests generator for RVV 1.0☆116May 25, 2026Updated 3 months ago
- A translator from Intel SSE intrinsics to RISCV-V Extension implementation☆27Apr 11, 2026Updated 4 months ago