A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)
☆50Aug 24, 2026Updated last month
Alternatives and similar repositories for rvv-bench-results
Users that are interested in rvv-bench-results are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆154Aug 14, 2026Updated last month
- An optimized neural network operator library for chips base on Xuantie CPU.☆105Feb 10, 2026Updated 8 months ago
- Fault Injection Automatic Test Equipment☆17Nov 22, 2021Updated 4 years ago
- XuanTie vendor extension Instruction Set spec☆47Sep 7, 2026Updated last month
- x86-64, ARM, and RVV intrinsics viewer☆80Sep 10, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RiVEC Bencmark Suite☆133Nov 27, 2024Updated last year
- ☆14Feb 28, 2023Updated 3 years ago
- This repo hold information on the open-standard OVP APIs☆21Dec 11, 2025Updated 9 months ago
- Nuclei RISC-V Linux Software Development Kit☆61Sep 4, 2026Updated last month
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- Apache NuttX RTOS for Pine64 Star64 64-bit RISC-V SBC (StarFive JH7110)☆31Updated this week
- RISC-V soft-core PEs for TaPaSCo☆24Jul 24, 2026Updated 2 months ago
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆20Nov 20, 2025Updated 10 months ago
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Sep 7, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Administrative repository for the Integrated Matrix Extension Task Group☆39Jul 27, 2026Updated 2 months ago
- A translator from ARM NEON intrinsics to RISCV-V Extension implementation☆44Apr 25, 2026Updated 5 months ago
- Nuclei RISC-V Software Development Kit☆168Sep 4, 2026Updated last month
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆39Mar 26, 2024Updated 2 years ago
- ☆12Nov 4, 2023Updated 2 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆263Aug 18, 2026Updated last month
- KVM RISC-V HowTOs☆48Jun 9, 2022Updated 4 years ago
- LLVM OpenCL C compiler suite for ventus GPGPU☆64Sep 3, 2026Updated last month
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆17Jul 31, 2021Updated 5 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- ☆34Jul 21, 2026Updated 2 months ago
- Some knowledge about riscv rvv1.0，include rvv intrinsic examples☆18Dec 30, 2025Updated 9 months ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆60Dec 19, 2023Updated 2 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆20Sep 25, 2026Updated 2 weeks ago
- Administrative repository for the Attached Matrix Facility Task Group☆15Dec 11, 2023Updated 2 years ago
- Unit tests generator for RVV 1.0☆118May 25, 2026Updated 4 months ago
- FreeBSD on StarFive VisionFive 2☆38May 26, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Instant Neural Graphics Primitives from scratch, zero dependencies. Learning by doing.☆10Aug 18, 2023Updated 3 years ago
- Webhook puppet module for executing r10k when git repository is pushed.☆12Apr 13, 2015Updated 11 years ago
- Chisel RISC-V Vector 1.0 Implementation☆158Updated this week
- ET Accelerator Firmware and Runtime☆52Jul 17, 2026Updated 2 months ago
- Scalable Interface for RISC-V ISA Extensions☆26Aug 13, 2026Updated last month
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆118Apr 12, 2025Updated last year
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 8 months ago