camel-cdr / rvv-bench-results
A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)
☆26Updated this week
Related projects ⓘ
Alternatives and complementary repositories for rvv-bench-results
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆88Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆54Updated this week
- Vector Acceleration IP core for RISC-V*☆150Updated this week
- Time-sensitive affine types for predictable hardware generation☆134Updated 4 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆161Updated 3 months ago
- Simple demonstration of using the RISC-V Vector extension☆37Updated 7 months ago
- A Rocket-based RISC-V superscalar in-order core☆28Updated 3 weeks ago
- The specification for the FIRRTL language☆46Updated this week
- high-performance RTL simulator☆140Updated 5 months ago
- RISC-V Formal Verification Framework☆111Updated last month
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆135Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆75Updated this week
- Riscy Processors - Open-Sourced RISC-V Processors☆72Updated 5 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 7 years ago
- Wrappers for open source FPU hardware implementations.☆31Updated 7 months ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆33Updated this week
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆26Updated 3 months ago
- ☆36Updated last week
- A polyhedral compiler for hardware accelerators☆56Updated 3 months ago
- ☆30Updated 4 months ago
- For contributions of Chisel IP to the chisel community.☆55Updated 2 weeks ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆150Updated 2 months ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆80Updated last week
- Floating point modules for CHISEL☆28Updated 10 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- Lipsi: Probably the Smallest Processor in the World☆81Updated 7 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆85Updated last year
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆33Updated 2 years ago