Alternatives and similar repositories for riescue

Users that are interested in riescue are comparing it to the libraries listed below

• tenstorrent / whisper
  ☆67Updated 2 weeks ago
• riscv-software-src / riscof
  ☆97Updated 3 months ago
• pezy-computing / pzbcm
  Basic Common Modules
  ☆45Updated this week
• dalance / svls-vscode
  SystemVerilog language server client for Visual Studio Code
  ☆23Updated 2 years ago
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆115Updated 6 months ago
• pulp-platform / snitch_cluster
  An energy-efficient RISC-V floating-point compute cluster.
  ☆115Updated this week
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆117Updated 3 years ago
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆144Updated this week
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆169Updated last week
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆102Updated this week
• schoeberl / wildcat
  An implementation of RISC-V
  ☆44Updated 2 months ago
• munetomo-maruyama / mmRISC-1
  RISC-V RV32IMAFC Core for MCU
  ☆40Updated 10 months ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆70Updated 5 months ago
• taichi-ishitani / rice
  ☆20Updated 2 months ago
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆91Updated last month
• diningyo / dirv
  This is my first trial project for designing RISC-V in Chisel
  ☆17Updated last year
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆199Updated last week
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆264Updated 5 months ago
• NVlabs / GEM
  Open-source RTL logic simulator with CUDA acceleration
  ☆240Updated 2 months ago
• rameloni / tywaves-chisel
  A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…
  ☆54Updated last year
• IObundle / iob-soc
  RISC-V System on Chip Template
  ☆159Updated 3 months ago
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆109Updated last month
• rivosinc / hammer
  Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.
  ☆39Updated 3 months ago
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆180Updated 7 months ago
• merledu / nucleusrv
  NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.
  ☆75Updated 3 weeks ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆124Updated 5 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆220Updated 9 months ago
• chipsalliance / uvm-verilator
  ☆110Updated last month
• zero-day-labs / riscv-iommu
  IOMMU IP compliant with the RISC-V IOMMU Specification v1.0
  ☆107Updated 2 months ago
• pulp-platform / spatz
  Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.
  ☆126Updated last week