Alternatives and similar repositories for riescue

Users that are interested in riescue are comparing it to the libraries listed below

• tenstorrent / whisper
  ☆74Updated last week
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆119Updated 7 months ago
• pezy-computing / pzbcm
  Basic Common Modules
  ☆46Updated last month
• riscv-software-src / riscof
  ☆101Updated 4 months ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆117Updated 3 years ago
• dalance / svls-vscode
  SystemVerilog language server client for Visual Studio Code
  ☆23Updated 3 years ago
• chipsalliance / tilelink
  ☆38Updated last year
• pulp-platform / snitch_cluster
  An energy-efficient RISC-V floating-point compute cluster.
  ☆121Updated this week
• rameloni / tywaves-chisel
  A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…
  ☆55Updated last year
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆176Updated 2 weeks ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆105Updated last week
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆146Updated this week
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆208Updated last week
• openhwgroup / cv-hpdcache
  RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores
  ☆94Updated last month
• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆116Updated 2 months ago
• NVlabs / GEM
  Open-source RTL logic simulator with CUDA acceleration
  ☆252Updated 3 months ago
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆92Updated 3 months ago
• diningyo / dirv
  This is my first trial project for designing RISC-V in Chisel
  ☆17Updated last year
• bsc-loca / sargantana
  ☆122Updated 5 months ago
• chipsalliance / uvm-verilator
  ☆113Updated 2 months ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆70Updated 6 months ago
• schoeberl / wildcat
  An implementation of RISC-V
  ☆46Updated last month
• chipsalliance / riscv-vector-tests
  Unit tests generator for RVV 1.0
  ☆99Updated 2 months ago
• taichi-ishitani / rice
  ☆21Updated 3 months ago
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang library.
  ☆104Updated this week
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆62Updated last week
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆111Updated 2 weeks ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆124Updated 6 months ago
• ucb-bar / saturn-vectors
  Chisel RISC-V Vector 1.0 Implementation
  ☆126Updated 3 months ago
• pulp-platform / clint
  RISC-V Core Local Interrupt Controller (CLINT)
  ☆29Updated last week