RISC-V Directed Test Framework and Compliance Suite, RiESCUE
☆57Dec 3, 2025Updated 3 months ago
Alternatives and similar repositories for riescue
Users that are interested in riescue are comparing it to the libraries listed below
Sorting:
- A high-throughput and memory-efficient inference and serving engine for LLMs☆27Updated this week
- ☆81Feb 7, 2026Updated last month
- Hierarchical Asynchronous Circuit Kompiler Toolkit☆24Dec 17, 2025Updated 2 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆235Jan 14, 2026Updated last month
- Repo for AI Compiler team. The intended purpose of this repo is for implementation of a PJRT device.☆52Updated this week
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆15Nov 24, 2025Updated 3 months ago
- Open source design for centrifugal air pump for open source ventilator☆10Apr 14, 2020Updated 5 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Feb 14, 2026Updated 3 weeks ago
- The new PRISM node and VDR indexer with lesson learned☆12Updated this week
- ROACH2 hardware gerbers, layout and bom☆11May 31, 2013Updated 12 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆17Aug 7, 2025Updated 7 months ago
- FDTD 3D simulator that generates s-parameters from OFF geometry files using one or more GPUs☆15Jan 16, 2023Updated 3 years ago
- Python implementation of a simple neural network, including AND, OR, and XOR demos.☆11Jun 13, 2019Updated 6 years ago
- repo for CIS 371 Spring 2018☆15Apr 14, 2018Updated 7 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Dec 7, 2025Updated 3 months ago
- AIA IP compliant with the RISC-V AIA spec☆46Jan 27, 2025Updated last year
- ☆12Jun 13, 2023Updated 2 years ago
- To compute CRC values by providing the length of bits, expression, reflection, an initial value and a final xor value. It has many built-…☆17Dec 26, 2025Updated 2 months ago
- Python bindings for controlling MPI probe stations☆10Feb 9, 2026Updated last month
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- Divvi Up Control Plane☆10Updated this week
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 7 years ago
- A single-script repo for a script to turn a calibre layer file to a KLayout .lyp file☆13Sep 3, 2018Updated 7 years ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- SystemVerilog file list pruner☆16Mar 2, 2026Updated last week
- ☆23Updated this week
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- ☆11May 7, 2024Updated last year
- CSI to FDP link serializer board based on the Texas instruments DS90UB953 up to 2.3MP/60fps. Power over coax implementation at 24V cable …☆11Oct 19, 2023Updated 2 years ago
- ☆31Dec 22, 2025Updated 2 months ago
- Network Block Device (NBD) server and client written in Rust☆12Dec 4, 2024Updated last year
- OpenTelemetry layer for HTTP/gRPC services☆12Mar 2, 2026Updated last week
- ☆14Feb 3, 2025Updated last year
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 5 years ago