RISC-V Directed Test Framework and Compliance Suite, RiESCUE
☆70Aug 11, 2026Updated 3 weeks ago
Alternatives and similar repositories for riescue
Users that are interested in riescue are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆97Aug 28, 2026Updated last week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆262Aug 18, 2026Updated 2 weeks ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Jul 2, 2026Updated 2 months ago
- Self checking RISC-V directed tests☆125Jun 3, 2025Updated last year
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 9 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆48Sep 1, 2025Updated last year
- ☆16May 2, 2026Updated 4 months ago
- Chisel RISC-V Vector 1.0 Implementation☆157Updated this week
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆24Jun 14, 2026Updated 2 months ago
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆26Oct 15, 2025Updated 10 months ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- Repository for AI model benchmarking on TT-Buda☆15Feb 9, 2026Updated 6 months ago
- RTL for AXI over UCIe bridge.☆29Aug 31, 2026Updated last week
- ☆56Apr 11, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆42Dec 8, 2024Updated last year
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 5 months ago
- AIA IP compliant with the RISC-V AIA spec☆47Jan 27, 2025Updated last year
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated last year
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- ☆15Dec 9, 2025Updated 8 months ago
- UVM-SystemC reference implementation☆21Aug 26, 2026Updated last week
- ☆35Nov 6, 2024Updated last year
- A statically typed and lazy evaluated implementation of Lambda Calculus.☆21Sep 15, 2018Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- CVA6 SDK containing RISC-V tools and Buildroot☆82Aug 27, 2026Updated last week
- SV/DPI library allowing multiple simulations/platforms to run in parallel and communicate☆16Feb 24, 2026Updated 6 months ago
- Modern co-simulation framework for RISC-V CPUs☆183Updated this week
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆16Feb 22, 2026Updated 6 months ago
- chipy hdl☆17Apr 5, 2018Updated 8 years ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 7 months ago
- Testing processors with Random Instruction Generation☆62Aug 21, 2026Updated 2 weeks ago
- User-Mode Driver for Tenstorrent hardware☆47Updated this week
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- A fast full-system simulator of Tenstorrent hardware☆152Updated this week
- The simulator for the Next-Generation Championship in Branch Prediction (CBP-NG)☆44Apr 24, 2026Updated 4 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆169Updated this week
- ☆12Sep 18, 2024Updated last year
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 9 years ago
- ☆21Oct 26, 2025Updated 10 months ago