Alternatives and similar repositories for riescue

Users that are interested in riescue are comparing it to the libraries listed below

• pezy-computing / pzbcm
  Basic Common Modules
  ☆45Updated 2 months ago
• riscv-software-src / riscof
  ☆93Updated 2 months ago
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆114Updated 5 months ago
• tenstorrent / whisper
  ☆63Updated 3 weeks ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆117Updated 3 years ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆90Updated last month
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆141Updated this week
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆100Updated this week
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆123Updated 4 months ago
• dalance / svls-vscode
  SystemVerilog language server client for Visual Studio Code
  ☆23Updated 2 years ago
• chipsalliance / tilelink
  ☆35Updated 11 months ago
• munetomo-maruyama / mmRISC-1
  RISC-V RV32IMAFC Core for MCU
  ☆40Updated 9 months ago
• NVlabs / GEM
  Open-source RTL logic simulator with CUDA acceleration
  ☆237Updated last month
• pulp-platform / snitch_cluster
  An energy-efficient RISC-V floating-point compute cluster.
  ☆114Updated 3 weeks ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆217Updated 8 months ago
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆87Updated last month
• ethanuppal / marlin
  🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆72Updated 3 weeks ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆166Updated last week
• antmicro / sv-bugpoint
  ☆31Updated this week
• IntelLabs / riscv-vector
  Vector Acceleration IP core for RISC-V*
  ☆184Updated 6 months ago
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆190Updated last week
• schoeberl / wildcat
  An implementation of RISC-V
  ☆43Updated last month
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆168Updated last week
• bsc-loca / sargantana
  ☆114Updated 3 months ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆70Updated 4 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆160Updated last week
• taichi-ishitani / rice
  ☆20Updated last month
• diningyo / dirv
  This is my first trial project for designing RISC-V in Chisel
  ☆17Updated last year
• chipsalliance / uvm-verilator
  ☆105Updated this week
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang library.
  ☆58Updated this week